{"id":"https://openalex.org/W2908191826","doi":"https://doi.org/10.1109/asscc.2018.8579341","title":"A 280mV 3.1pJ/code Huffman Decoder for DEFLATE Decompression Featuring Opportunistic Code Skip and 3-way Symbol Generation in 14nm Tri-gate CMOS","display_name":"A 280mV 3.1pJ/code Huffman Decoder for DEFLATE Decompression Featuring Opportunistic Code Skip and 3-way Symbol Generation in 14nm Tri-gate CMOS","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2908191826","doi":"https://doi.org/10.1109/asscc.2018.8579341","mag":"2908191826"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2018.8579341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075692568","display_name":"Sudhir Satpathy","orcid":"https://orcid.org/0000-0003-3511-3526"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudhir Satpathy","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078003656","display_name":"Vikram Suresh","orcid":"https://orcid.org/0000-0001-8879-1967"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram Suresh","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112628103","display_name":"Vinodh Gopal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinodh Gopal","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016784779","display_name":"James Guilford","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Guilford","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5075692568"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16275286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/huffman-coding","display_name":"Huffman coding","score":0.835817813873291},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6953592300415039},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5995256900787354},{"id":"https://openalex.org/keywords/canonical-huffman-code","display_name":"Canonical Huffman code","score":0.5476634502410889},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5354158282279968},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.5171582102775574},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.47470608353614807},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4650382399559021},{"id":"https://openalex.org/keywords/code-word","display_name":"Code word","score":0.4260058104991913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42414572834968567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4167690575122833},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19707223773002625},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.18438583612442017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16641804575920105},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.1492626667022705},{"id":"https://openalex.org/keywords/systematic-code","display_name":"Systematic code","score":0.1418713629245758},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.13840249180793762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1364174783229828},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12172368168830872}],"concepts":[{"id":"https://openalex.org/C46900642","wikidata":"https://www.wikidata.org/wiki/Q2647","display_name":"Huffman coding","level":3,"score":0.835817813873291},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6953592300415039},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5995256900787354},{"id":"https://openalex.org/C115223089","wikidata":"https://www.wikidata.org/wiki/Q4885542","display_name":"Canonical Huffman code","level":5,"score":0.5476634502410889},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5354158282279968},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.5171582102775574},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.47470608353614807},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4650382399559021},{"id":"https://openalex.org/C153207627","wikidata":"https://www.wikidata.org/wiki/Q863873","display_name":"Code word","level":3,"score":0.4260058104991913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42414572834968567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4167690575122833},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19707223773002625},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.18438583612442017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16641804575920105},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.1492626667022705},{"id":"https://openalex.org/C70992990","wikidata":"https://www.wikidata.org/wiki/Q1681587","display_name":"Systematic code","level":4,"score":0.1418713629245758},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.13840249180793762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1364174783229828},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12172368168830872}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2018.8579341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1995317156","https://openalex.org/W2023751094","https://openalex.org/W2027066245","https://openalex.org/W2141657965","https://openalex.org/W2549342384","https://openalex.org/W2742345709","https://openalex.org/W2779883788","https://openalex.org/W6649045908"],"related_works":["https://openalex.org/W1518463267","https://openalex.org/W4296567424","https://openalex.org/W4312409941","https://openalex.org/W1969741585","https://openalex.org/W2141317899","https://openalex.org/W3143996415","https://openalex.org/W2167474439","https://openalex.org/W1981870765","https://openalex.org/W2156745536","https://openalex.org/W2107401732"],"abstract_inverted_index":{"A":[0],"10,790\u03bcm":[1],"<sup":[2],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[3],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[4],"dynamic":[5],"Huffman":[6,49],"decoder":[7],"targeted":[8],"for":[9],"DEFLATE":[10],"header":[11,55],"decompression":[12],"in":[13,22,52],"area":[14],"and":[15,32,46,93,116,119],"energy":[16],"constrained":[17],"IoT":[18],"platforms":[19],"is":[20],"fabricated":[21],"14nm":[23],"Trigate":[24],"CMOS.":[25],"Ternary":[26],"CAM":[27],"(TCAM)":[28],"assisted":[29],"concurrent":[30],"literal-length":[31],"distance":[33],"tree":[34],"generation,":[35],"opportunistic":[36],"code-skipping":[37],"with":[38,82,97,114],"register":[39],"file":[40],"tagging":[41],"to":[42],"leverage":[43],"symbol":[44],"sparsity,":[45],"3-way":[47],"forward-reverse-parallel":[48],"decoding":[50,63],"results":[51],"300":[53],"cycle":[54],"processing":[56],"latency,":[57],"2.4\u00d7":[58],"faster":[59],"than":[60,108],"conventional":[61],"serial":[62],"approach.":[64],"Absence":[65],"of":[66,80,104],"custom":[67],"circuits":[68],"enables":[69],"a":[70,76],"fully":[71],"synthesizable":[72],"design":[73],"operating":[74],"over":[75],"wide":[77],"supply":[78],"range":[79],"210-900mV":[81],"895M":[83],"codes/s":[84],"throughput":[85],"measured":[86],"at":[87,110],"750mV,":[88],"25\u00b0C.":[89],"Near-threshold":[90],"voltage":[91],"operation":[92,113],"clock":[94],"power":[95,121],"reduction":[96],"vector":[98],"latch":[99],"insertion":[100],"provides":[101],"peak":[102],"energy-efficiency":[103],"3.1pJ/code":[105],"(5.9\u00d7":[106],"higher":[107],"nominal)":[109],"280mV,":[111],"15MHz":[112],"32\u03bcW":[115],"6\u03bcW":[117],"total":[118],"leakage":[120],"consumption.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}