{"id":"https://openalex.org/W2907006483","doi":"https://doi.org/10.1109/asscc.2018.8579274","title":"Ultra-Lightweight 548\u20131080 Gate 166Gbps/W\u201312.6Tbps/W SIMON 32/64 Cipher Accelerators for IoT in 14nm Tri-gate CMOS","display_name":"Ultra-Lightweight 548\u20131080 Gate 166Gbps/W\u201312.6Tbps/W SIMON 32/64 Cipher Accelerators for IoT in 14nm Tri-gate CMOS","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2907006483","doi":"https://doi.org/10.1109/asscc.2018.8579274","mag":"2907006483"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2018.8579274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078003656","display_name":"Vikram Suresh","orcid":"https://orcid.org/0000-0001-8879-1967"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikram Suresh","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075692568","display_name":"Sudhir Satpathy","orcid":"https://orcid.org/0000-0003-3511-3526"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhir Satpathy","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5070239387"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.8144,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80390296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6287714242935181},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5941424369812012},{"id":"https://openalex.org/keywords/cipher","display_name":"Cipher","score":0.5874162316322327},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5795765519142151},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5373194813728333},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4210902750492096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3539239168167114},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33797234296798706},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1944069266319275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1754215955734253},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09454962611198425},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08845105767250061}],"concepts":[{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6287714242935181},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5941424369812012},{"id":"https://openalex.org/C2780221543","wikidata":"https://www.wikidata.org/wiki/Q4681865","display_name":"Cipher","level":3,"score":0.5874162316322327},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5795765519142151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5373194813728333},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4210902750492096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3539239168167114},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33797234296798706},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1944069266319275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1754215955734253},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09454962611198425},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08845105767250061}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2018.8579274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1966092481","https://openalex.org/W2106698019","https://openalex.org/W2114972738","https://openalex.org/W2221168811","https://openalex.org/W2526102565","https://openalex.org/W2793566101","https://openalex.org/W2951836184","https://openalex.org/W3030624396","https://openalex.org/W6728086967","https://openalex.org/W6778727884"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2464627195","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2170979950","https://openalex.org/W2039299085"],"abstract_inverted_index":{"A":[0],"family":[1],"of":[2,25],"32b":[3],"data/64b":[4],"key":[5,48],"SIMON":[6],"cipher":[7],"accelerators,":[8],"each":[9],"reconfigurable":[10,44],"for":[11,22,46,79,96,118,127],"encrypt/decrypt":[12],"modes":[13],"and":[14,27,74],"fabricated":[15],"in":[16],"14nm":[17],"tri-gate":[18],"CMOS,":[19],"is":[20],"optimized":[21],"a":[23,31,51,58,97],"range":[24],"area":[26,42,65,84],"performance":[28],"targets:":[29],"(i)":[30],"1080-gate":[32],"one":[33,130],"round/cycle":[34,131],"design":[35,56,99,122],"occupying":[36],"136\u03bcm":[37],"<sup":[38,70,90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[39,71,91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[40,72,92],"die":[41],"uses":[43],"circuits":[45],"forward/reverse":[47],"generation,":[49],"(ii)":[50],"752-gate":[52],"16":[53],"cycles/round":[54,95],"bit-serial":[55,81,120],"with":[57,100],"single":[59],"round/key":[60],"logic":[61],"bit-slice":[62],"lowers":[63],"layout":[64],"by":[66,86],"38%":[67],"to":[68,88,123],"85\u03bcm":[69],",":[73],"(iii)":[75],"latch-based":[76,121],"key/text":[77],"storage":[78],"the":[80,119,128],"circuit":[82,108],"reduces":[83],"further":[85],"22%":[87],"66\u03bcm":[89],"at":[93,116,125],"272":[94],"548-gate":[98],"measured":[101],"11.4Mbps,":[102],"209\u03bcW,":[103],"750mV":[104],"operation.":[105],"Ultra-low":[106],"voltage":[107],"optimizations":[109],"enable":[110],"peak":[111],"energy":[112],"efficiency":[113],"from":[114],"166Gbps/W":[115],"380mV":[117],"12.6Tbps/W":[124],"260mV":[126],"parallel,":[129],"design.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}