{"id":"https://openalex.org/W2906842720","doi":"https://doi.org/10.1109/asscc.2018.8579270","title":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop","display_name":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2906842720","doi":"https://doi.org/10.1109/asscc.2018.8579270","mag":"2906842720"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2018.8579270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024718349","display_name":"Han-Gon Ko","orcid":"https://orcid.org/0000-0001-5184-3321"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Gon Ko","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101622145","display_name":"Sung\u2010Yong Cho","orcid":"https://orcid.org/0000-0003-1863-1719"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Yong Cho","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100648416","display_name":"Kwang\u2010Ho Lee","orcid":"https://orcid.org/0000-0001-6593-0354"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangho Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.3896,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5514713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7802338600158691},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.6421064138412476},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4642188549041748},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4193205237388611},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4181179106235504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3446652889251709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.333873450756073},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1916535198688507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12105873227119446}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7802338600158691},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.6421064138412476},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4642188549041748},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4193205237388611},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4181179106235504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3446652889251709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.333873450756073},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1916535198688507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12105873227119446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2018.8579270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2014617636","https://openalex.org/W2073043895","https://openalex.org/W2088835754","https://openalex.org/W2102401509","https://openalex.org/W2116178706","https://openalex.org/W2121854746","https://openalex.org/W2146920439","https://openalex.org/W2164114298","https://openalex.org/W2172477025","https://openalex.org/W2509835724","https://openalex.org/W6668408426","https://openalex.org/W6672783827"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"A":[0],"10-Gb/s,":[1],"0.03-mm2,":[2],"1.28-pJ/bit":[3],"half-rate":[4],"all-digital":[5],"injection-locked":[6],"clock":[7],"and":[8],"data":[9,37,75],"recovery":[10],"(ILCDR)":[11],"with":[12,28,68,105,119],"a":[13,106],"path":[14,85,132],"mismatch":[15,86],"tracking":[16],"(PMT)":[17],"loop":[18,64],"is":[19,24,39,113],"presented.":[20],"When":[21],"injection":[22,82],"timing":[23,33],"not":[25],"perfectly":[26],"matched":[27],"the":[29,32,36,43,53,57,61,71,74,77,93,120,127,130],"local":[30],"oscillator,":[31],"margin":[34],"of":[35,45,73,125,129],"sampler":[38],"reduced,":[40],"resulting":[41],"in":[42,60,89],"degradation":[44],"jitter":[46],"tolerance":[47],"(JTOL)":[48],"performance.":[49],"By":[50],"simply":[51],"de-serializing":[52],"error":[54,123],"information":[55],"from":[56],"phase":[58],"detector":[59],"conventional":[62],"phase-locked":[63],"(PLL)":[65],"based":[66],"CDR":[67],"respect":[69],"to":[70],"polarity":[72],"transition,":[76],"proposed":[78,94],"ILCDR":[79,95],"achieves":[80],"robust":[81],"behavior":[83],"over":[84],"variations.":[87],"Fabricated":[88],"28-nm":[90],"CMOS":[91],"technology,":[92],"occupies":[96],"0.03":[97],"mm2and":[98],"consumes":[99],"12.8":[100],"mW":[101],"at":[102,116],"10":[103],"Gb/s":[104],"0.9-V":[107],"supply":[108],"voltage.":[109],"The":[110],"measured":[111],"JTOL":[112],"1":[114],"UIpp":[115],"31":[117],"MHz":[118],"target":[121],"bit":[122],"rate":[124],"10-12in":[126],"presence":[128],"initial":[131],"delay":[133],"mismatch.":[134]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}