{"id":"https://openalex.org/W2906842720","doi":"https://doi.org/10.1109/asscc.2018.8579270","title":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop","display_name":"A 10-Gb/s, 0.03-mm<sup>2</sup>, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2906842720","doi":"https://doi.org/10.1109/asscc.2018.8579270","mag":"2906842720"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2018.8579270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037317381","display_name":"Min-Seong Choo","orcid":"https://orcid.org/0000-0002-8638-6332"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Seong Choo","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024718349","display_name":"Han-Gon Ko","orcid":"https://orcid.org/0000-0001-5184-3321"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Gon Ko","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101622145","display_name":"Sung\u2010Yong Cho","orcid":"https://orcid.org/0000-0003-1863-1719"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sung-Yong Cho","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100648416","display_name":"Kwang\u2010Ho Lee","orcid":"https://orcid.org/0000-0001-6593-0354"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwangho Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Inter-University Semiconductor Research Center, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1309,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51999296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7802338600158691},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.6421064138412476},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4642188549041748},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4193205237388611},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4181179106235504},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3446652889251709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.333873450756073},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1916535198688507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12105873227119446}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7802338600158691},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.6421064138412476},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4642188549041748},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4193205237388611},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4181179106235504},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3446652889251709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.333873450756073},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1916535198688507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12105873227119446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2018.8579270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2018.8579270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2014617636","https://openalex.org/W2073043895","https://openalex.org/W2088835754","https://openalex.org/W2102401509","https://openalex.org/W2116178706","https://openalex.org/W2121854746","https://openalex.org/W2146920439","https://openalex.org/W2164114298","https://openalex.org/W2172477025","https://openalex.org/W2509835724","https://openalex.org/W6668408426","https://openalex.org/W6672783827"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"A":[0],"10-Gb/s,":[1],"0.03-mm":[2],"<sup":[3,103,135],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[4,104,136],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[5,105],",":[6],"1.28-pJ/bit":[7],"half-rate":[8],"all-digital":[9],"injection-locked":[10],"clock":[11],"and":[12,106],"data":[13,41,79],"recovery":[14],"(ILCDR)":[15],"with":[16,32,72,113,127],"a":[17,114],"path":[18,89,144],"mismatch":[19,90],"tracking":[20],"(PMT)":[21],"loop":[22,68],"is":[23,28,43,121],"presented.":[24],"When":[25],"injection":[26,86],"timing":[27,37],"not":[29],"perfectly":[30],"matched":[31],"the":[33,36,40,47,57,61,65,75,78,81,97,128,139,142],"local":[34],"oscillator,":[35],"margin":[38],"of":[39,49,77,133,141],"sampler":[42],"reduced,":[44],"resulting":[45],"in":[46,64,93,138],"degradation":[48],"jitter":[50],"tolerance":[51],"(JTOL)":[52],"performance.":[53],"By":[54],"simply":[55],"de-serializing":[56],"error":[58,131],"information":[59],"from":[60],"phase":[62],"detector":[63],"conventional":[66],"phase-locked":[67],"(PLL)":[69],"based":[70],"CDR":[71],"respect":[73],"to":[74],"polarity":[76],"transition,":[80],"proposed":[82,98],"ILCDR":[83,99],"achieves":[84],"robust":[85],"behavior":[87],"over":[88],"variations.":[91],"Fabricated":[92],"28-nm":[94],"CMOS":[95],"technology,":[96],"occupies":[100],"0.03":[101],"mm":[102],"consumes":[107],"12.8":[108],"mW":[109],"at":[110,124],"10":[111,134],"Gb/s":[112],"0.9-V":[115],"supply":[116],"voltage.":[117],"The":[118],"measured":[119],"JTOL":[120],"1":[122],"UIpp":[123],"31":[125],"MHz":[126],"target":[129],"bit":[130],"rate":[132],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-12</sup>":[137],"presence":[140],"initial":[143],"delay":[145],"mismatch.":[146]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}