{"id":"https://openalex.org/W2776821828","doi":"https://doi.org/10.1109/asscc.2017.8240264","title":"A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-\u03bcm CMOS","display_name":"A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-\u03bcm CMOS","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2776821828","doi":"https://doi.org/10.1109/asscc.2017.8240264","mag":"2776821828"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2017.8240264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002476065","display_name":"Chun\u2010Yu Lin","orcid":"https://orcid.org/0000-0003-3375-520X"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Yu Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091079838","display_name":"Tun-Ju Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tun-Ju Wang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027314134","display_name":"Tsung\u2010Hsien Lin","orcid":"https://orcid.org/0000-0002-1733-5945"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Hsien Lin","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002476065"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.1433,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53622648,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9168267250061035},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8392850160598755},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7998261451721191},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.5871002078056335},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5823214650154114},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5560116171836853},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4576503336429596},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4529241621494293},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41822487115859985},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4178146719932556},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39717185497283936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37334510684013367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25017109513282776},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.20198118686676025},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1519692838191986},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1476058065891266},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.1309742033481598},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12229496240615845}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9168267250061035},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8392850160598755},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7998261451721191},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.5871002078056335},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5823214650154114},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5560116171836853},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4576503336429596},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4529241621494293},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41822487115859985},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4178146719932556},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39717185497283936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37334510684013367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25017109513282776},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.20198118686676025},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1519692838191986},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1476058065891266},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.1309742033481598},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12229496240615845},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2017.8240264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2072473787","https://openalex.org/W2097406868","https://openalex.org/W2117966934","https://openalex.org/W2118570658","https://openalex.org/W2129540363","https://openalex.org/W2143392198","https://openalex.org/W2548907211","https://openalex.org/W6729067763"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W2301158783","https://openalex.org/W2133120878","https://openalex.org/W2605831223","https://openalex.org/W2376956425","https://openalex.org/W2369672785","https://openalex.org/W1972664199","https://openalex.org/W2159683034"],"abstract_inverted_index":{"This":[0,50],"paper":[1],"presents":[2],"a":[3,21,55,76],"fractional-N":[4,22],"sub-sampling":[5],"phase-locked":[6],"loop":[7],"(SSPLL)":[8],"for":[9],"spread-spectrum":[10],"clock":[11],"generator.":[12],"A":[13,24],"digital-to-time":[14],"converter":[15],"(DTC)":[16],"is":[17,28,42,63],"adopted":[18],"to":[19,30],"facilitate":[20],"SSPLL.":[23],"digital":[25],"calibration":[26,37],"scheme":[27],"employed":[29],"eliminate":[31],"DTC":[32],"gain":[33],"error.":[34],"With":[35],"the":[36,40],"method":[38],"enabled,":[39],"PLL":[41,51],"successfully":[43],"locked":[44],"and":[45],"achieves":[46],"18.98-dB":[47],"EMI":[48],"reduction.":[49],"was":[52],"fabricated":[53],"in":[54],"TSMC":[56],"0.18-pm":[57],"CMOS":[58],"technology.":[59],"The":[60,70],"core":[61],"area":[62],"0.467":[64],"mm":[65],"<sup":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[68],".":[69],"chip":[71],"dissipates":[72],"11.1":[73],"mW":[74],"from":[75],"1.8-V":[77],"supply":[78],"voltage.":[79]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}