{"id":"https://openalex.org/W2778594647","doi":"https://doi.org/10.1109/asscc.2017.8240204","title":"A dynamic power reduction in synchronous 2RW 8T dual-port SRAM by adjusting wordline pulse timing with same/different row access mode","display_name":"A dynamic power reduction in synchronous 2RW 8T dual-port SRAM by adjusting wordline pulse timing with same/different row access mode","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2778594647","doi":"https://doi.org/10.1109/asscc.2017.8240204","mag":"2778594647"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2017.8240204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031531908","display_name":"Yoshisato Yokoyama","orcid":"https://orcid.org/0000-0001-8552-4070"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yoshisato Yokoyama","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021345603","display_name":"Haruyuki Okuda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haruyuki Okuda","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031531908"],"corresponding_institution_ids":["https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61447493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8310339450836182},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.618556797504425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6144782304763794},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5395277142524719},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5151644945144653},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.5093029737472534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48348671197891235},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.480711966753006},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.47022745013237},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.4696813225746155},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43625494837760925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39731070399284363},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.376924991607666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2849806249141693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1658790111541748},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1082315742969513},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10466557741165161}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8310339450836182},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.618556797504425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6144782304763794},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5395277142524719},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5151644945144653},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.5093029737472534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48348671197891235},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.480711966753006},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.47022745013237},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.4696813225746155},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43625494837760925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39731070399284363},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.376924991607666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2849806249141693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1658790111541748},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1082315742969513},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10466557741165161},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2017.8240204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2017.8240204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1982646952","https://openalex.org/W2027019159","https://openalex.org/W2049520384","https://openalex.org/W2051644396","https://openalex.org/W2091808869","https://openalex.org/W2111287256","https://openalex.org/W2150179059","https://openalex.org/W2525807338","https://openalex.org/W2564315205","https://openalex.org/W2604977810","https://openalex.org/W4249950930","https://openalex.org/W6736070402"],"related_works":["https://openalex.org/W1982566923","https://openalex.org/W2156892929","https://openalex.org/W3153466815","https://openalex.org/W2373529708","https://openalex.org/W4243415215","https://openalex.org/W2114326283","https://openalex.org/W2022835036","https://openalex.org/W2386460068","https://openalex.org/W2154331394","https://openalex.org/W2070538604"],"abstract_inverted_index":{"An":[0],"effective":[1],"method":[2],"is":[3,25,46,54,72,89],"proposed":[4,142],"to":[5,74],"reduce":[6,75],"dynamic":[7],"power":[8],"for":[9,28],"synchronous":[10],"2-read/write":[11],"(2RW)":[12],"8T":[13,61,84],"dual-port":[14],"(DP)":[15],"SRAM.":[16,63],"Adjusting":[17],"the":[18,68,141],"wordline":[19],"(WL)":[20],"pulse":[21,70],"timing":[22],"control":[23],"circuit":[24],"newly":[26],"introduced":[27],"both":[29],"reading":[30,129],"and":[31,38,105,119,130,138],"writing":[32,131],"operations.":[33],"Row":[34],"addresses":[35],"of":[36,59],"port-A":[37],"port-B":[39],"are":[40,133],"compared.":[41],"The":[42,124],"same":[43],"row":[44,66],"access":[45,57],"detected":[47],"or":[48],"not":[49],"in":[50],"each":[51],"cycle,":[52],"which":[53],"an":[55],"inherent":[56],"mode":[58],"2RW":[60,113],"DP":[62,85,114],"In":[64],"different":[65],"access,":[67],"WL":[69],"width":[71],"shortened":[73],"excessive":[76],"bitline":[77],"(BL)":[78],"discharging":[79],"power.":[80],"A":[81,94],"well":[82],"balanced":[83],"SRAM":[86,115],"bitcell":[87],"layout":[88],"demonstrated":[90],"using":[91,121,140],"40-nm":[92,122],"technology.":[93,123],"test":[95],"chip":[96],"including":[97],"512":[98],"w":[99],"\u00d7":[100,108],"73":[101],"b":[102,110],"36":[103],"kbit":[104],"2":[106],"kw":[107],"19":[109],"(38":[111],"kbit)":[112],"macros":[116],"was":[117],"designed":[118],"fabricated":[120],"measured":[125],"data":[126],"show":[127],"that":[128],"powers":[132],"reduced,":[134],"respectively,":[135],"by":[136],"~7%":[137],"~18%":[139],"scheme.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}