{"id":"https://openalex.org/W2586065349","doi":"https://doi.org/10.1109/asscc.2016.7844175","title":"A 90nA quiescent current 1.5V\u20135V 50mA asynchronous folding LDO using dual loop control","display_name":"A 90nA quiescent current 1.5V\u20135V 50mA asynchronous folding LDO using dual loop control","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2586065349","doi":"https://doi.org/10.1109/asscc.2016.7844175","mag":"2586065349"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2016.7844175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106659129","display_name":"Jun Liu","orcid":"https://orcid.org/0000-0003-2625-1249"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jun Liu","raw_affiliation_strings":["Electrical and Computing Engineering Department, University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computing Engineering Department, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054442341","display_name":"Troy Bryant","orcid":"https://orcid.org/0000-0001-9576-0464"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Troy Bryant","raw_affiliation_strings":["Electrical and Computing Engineering Department, University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computing Engineering Department, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071432833","display_name":"Nima Maghari","orcid":"https://orcid.org/0000-0002-9168-5142"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nima Maghari","raw_affiliation_strings":["Electrical and Computing Engineering Department, University of Florida, Gainesville, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computing Engineering Department, University of Florida, Gainesville, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069335875","display_name":"Morroni Jeffery","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffery Morroni","raw_affiliation_strings":["Texas Instruments, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5106659129"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.8766,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75856372,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"2016","issue":null,"first_page":"221","last_page":"224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.6113282442092896},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.5518060326576233},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5097147822380066},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5005753040313721},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4975292980670929},{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.4763332009315491},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.4514238238334656},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.4490084946155548},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43630021810531616},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.43555450439453125},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.421403706073761},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.38287150859832764},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3666911721229553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3642248511314392},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3482123613357544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32378047704696655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2738056778907776},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.2068139612674713},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09650984406471252},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07928827404975891},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07425612211227417},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.07153451442718506}],"concepts":[{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.6113282442092896},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.5518060326576233},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5097147822380066},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5005753040313721},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4975292980670929},{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.4763332009315491},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.4514238238334656},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.4490084946155548},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43630021810531616},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.43555450439453125},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.421403706073761},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.38287150859832764},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3666911721229553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3642248511314392},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3482123613357544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32378047704696655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2738056778907776},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.2068139612674713},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09650984406471252},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07928827404975891},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07425612211227417},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.07153451442718506},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/asscc.2016.7844175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},{"id":"mag:2751317451","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702216495027314","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1985042756","https://openalex.org/W2031283182","https://openalex.org/W2086284897"],"related_works":["https://openalex.org/W2134714860","https://openalex.org/W2128788517","https://openalex.org/W1998057040","https://openalex.org/W2026125489","https://openalex.org/W1670720143","https://openalex.org/W2080962076","https://openalex.org/W2362438133","https://openalex.org/W2984352869","https://openalex.org/W2170497228","https://openalex.org/W786718093"],"abstract_inverted_index":{"This":[0,95],"paper":[1],"presents":[2],"a":[3,12,50,72,82,89,100],"90":[4,63],"nA":[5,64],"quiescent":[6,66],"current":[7,57,67,93],"1.5V-5.0V":[8],"LDO":[9,27],"regulator":[10],"in":[11],"0.35":[13,101],"um":[14,102],"BiCMOS":[15,103],"process.":[16],"A":[17],"new":[18],"dual-loop":[19],"(asynchronous":[20],"digital":[21,31],"loop":[22,32,36,47],"and":[23,44,88,105],"an":[24,55],"analog":[25,46],"loop)":[26],"is":[28,97,110],"proposed.":[29],"The":[30,59],"(D-Loop)":[33],"boosts":[34],"the":[35,45,106],"response":[37],"speed":[38],"under":[39],"fast":[40],"switching":[41],"clock":[42],"frequencies":[43],"(A-Loop)":[48],"provides":[49],"clean":[51],"output":[52,92],"voltage":[53,84],"with":[54,71],"ultra-low":[56],"consumption.":[58],"prototype":[60,96],"IC":[61],"achieves":[62],"of":[65,75,85],"during":[68],"steady":[69],"state":[70],"power":[73],"supply":[74],"up":[76],"to":[77],"5.0":[78],"V.":[79],"It":[80],"has":[81],"drop-out":[83],"200":[86],"mV":[87],"50":[90],"mA":[91],"capability.":[94],"implemented":[98],"using":[99],"process":[104],"active":[107],"chip":[108],"area":[109],"0.25":[111],"mm":[112],"<sup":[113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[115],".":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}