{"id":"https://openalex.org/W2586772973","doi":"https://doi.org/10.1109/asscc.2016.7844166","title":"A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications","display_name":"A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2586772973","doi":"https://doi.org/10.1109/asscc.2016.7844166","mag":"2586772973"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2016.7844166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043405308","display_name":"Yen-Huei Chen","orcid":"https://orcid.org/0000-0002-9254-5256"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Huei Chen","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112250922","display_name":"Chih-Yu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Yu Lin","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113772299","display_name":"Wei-Cheng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Cheng Wu","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066555781","display_name":"Dar Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Dar Sun","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103734293","display_name":"Shin-Run Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shin-Run Wu","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102320565","display_name":"Hung-Jen Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Jen Liao","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081987422","display_name":"Jonathan Chang","orcid":"https://orcid.org/0000-0002-3811-1254"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jonathan Chang","raw_affiliation_strings":["Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Memory Design Program, Taiwan Semiconductor Manufacturing Company Ltd., HsinChu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100989173"],"corresponding_institution_ids":["https://openalex.org/I4210120917"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.79062635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"185","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8800649642944336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6438812017440796},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6213043928146362},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5669244527816772},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5603795051574707},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5273053646087646},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5003786087036133},{"id":"https://openalex.org/keywords/internet-of-things","display_name":"Internet of Things","score":0.4375779926776886},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3911871910095215},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32927101850509644},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3216918110847473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3133303225040436},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2516195476055145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2436649203300476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17491161823272705},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12172159552574158}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8800649642944336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6438812017440796},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6213043928146362},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5669244527816772},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5603795051574707},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5273053646087646},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5003786087036133},{"id":"https://openalex.org/C81860439","wikidata":"https://www.wikidata.org/wiki/Q251212","display_name":"Internet of Things","level":2,"score":0.4375779926776886},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3911871910095215},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32927101850509644},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3216918110847473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3133303225040436},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2516195476055145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2436649203300476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17491161823272705},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12172159552574158},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2016.7844166","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2014651988","https://openalex.org/W2049520384","https://openalex.org/W2099231065","https://openalex.org/W2106339466","https://openalex.org/W2122497527","https://openalex.org/W2127190809","https://openalex.org/W2132010492","https://openalex.org/W6679062542"],"related_works":["https://openalex.org/W2781976127","https://openalex.org/W2118528827","https://openalex.org/W2110839220","https://openalex.org/W2154145758","https://openalex.org/W2164440002","https://openalex.org/W3032966989","https://openalex.org/W4285609043","https://openalex.org/W2775062502","https://openalex.org/W2044270051","https://openalex.org/W1582224818"],"abstract_inverted_index":{"In":[0,79],"low":[1],"voltage":[2,88],"SRAM":[3,94],"for":[4,90],"IoT":[5],"application,":[6],"although":[7],"static":[8],"noise":[9],"margin":[10,14],"(SNM)":[11],"and":[12,22,32,50,62],"write":[13],"(WM)":[15],"decide":[16],"VMIN,":[17],"Icell":[18,23,49,51],"/":[19,52],"Ioff":[20,53],"ratio":[21],"are":[24],"also":[25],"important":[26],"in":[27],"order":[28],"to":[29],"keep":[30],"performance":[31],"achieve":[33,47],"better":[34,48],"operating":[35,87],"efficiency.":[36],"We":[37],"propose":[38],"a":[39,85],"new":[40],"mixed":[41,60],"Vth":[42,61],"RP":[43],"design":[44],"which":[45],"can":[46],"ratio.":[54],"Furthermore,":[55],"combination":[56],"of":[57,95],"the":[58,69,80,91],"proposed":[59],"boosted":[63],"read":[64],"wordline":[65],"(RWL)":[66],"scheme":[67],"improves":[68],"worst":[70],"case":[71],"bitline":[72],"delay":[73],"time":[74],"by":[75],"72.3%":[76],"at":[77,101],"0.45V.":[78],"measurement":[81],"results,":[82],"we":[83],"confirmed":[84],"minimum":[86],"(VMIN)":[89],"64":[92],"Kb":[93],"0.370":[96],"V":[97],"with":[98],"99%":[99],"yield":[100],"room":[102],"temperature.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}