{"id":"https://openalex.org/W2587014873","doi":"https://doi.org/10.1109/asscc.2016.7844124","title":"A 5.92-Mb/mm<sup>2</sup> 28-nm pseudo 2-read/write dual-port SRAM using double pumping circuitry","display_name":"A 5.92-Mb/mm<sup>2</sup> 28-nm pseudo 2-read/write dual-port SRAM using double pumping circuitry","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2587014873","doi":"https://doi.org/10.1109/asscc.2016.7844124","mag":"2587014873"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2016.7844124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Kanazawa University, Ishikawa, Japan","Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Kanazawa University, Ishikawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]},{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Kanazawa University, Ishikawa, Japan","Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Kanazawa University, Ishikawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040227863","display_name":"Yohei Sawada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yohei Sawada","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105887279","display_name":"Masao Morimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Morimoto","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031627340","display_name":"Yuta Yoshida","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Yoshida","raw_affiliation_strings":["Renesas System Design Co., Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas System Design Co., Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110472644","display_name":"Ken Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ken Shibata","raw_affiliation_strings":["Renesas System Design Co., Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas System Design Co., Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109359160","display_name":"Toshiaki Sano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshiaki Sano","raw_affiliation_strings":["Renesas System Design Co., Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas System Design Co., Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060197046","display_name":"Shinji Tanaka","orcid":"https://orcid.org/0000-0002-7718-3453"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I10091056","display_name":"Kanazawa University","ror":"https://ror.org/02hwp6a56","country_code":"JP","type":"education","lineage":["https://openalex.org/I10091056"]},{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Kanazawa University, Ishikawa, Japan","Renesas Electronics Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Kanazawa University, Ishikawa, Japan","institution_ids":["https://openalex.org/I10091056"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5102538016"],"corresponding_institution_ids":["https://openalex.org/I10091056","https://openalex.org/I4210153176"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.61236217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8918834924697876},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6580021381378174},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.559376060962677},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5591073632240295},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.531118631362915},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5255545377731323},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5200971364974976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5010716915130615},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.44914793968200684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44645392894744873},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.429463267326355},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24599701166152954},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17097368836402893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16827580332756042}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8918834924697876},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6580021381378174},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.559376060962677},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5591073632240295},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.531118631362915},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5255545377731323},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5200971364974976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5010716915130615},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.44914793968200684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44645392894744873},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.429463267326355},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24599701166152954},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17097368836402893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16827580332756042},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2016.7844124","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2016.7844124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2018406774"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2159817233","https://openalex.org/W2107909712"],"abstract_inverted_index":{"We":[0,44],"propose":[1],"pseudo":[2,50],"dual-port":[3],"(DP)":[4],"SRAM":[5,11,52,115],"by":[6],"using":[7],"6T":[8],"single-port":[9],"(SP)":[10],"bitcell":[12],"with":[13],"double":[14,33],"pumping":[15],"circuitry,":[16],"which":[17,74],"enables":[18],"2-read/write":[19],"(2RW)":[20],"operation":[21],"within":[22],"a":[23,48],"clock":[24],"cycle.":[25],"The":[26],"data":[27,81],"sequencer":[28],"for":[29,91,97],"address/data":[30],"latch":[31],"and":[32,46,94],"output":[34],"sense":[35],"amplifier":[36],"realize":[37],"the":[38,64,76,104,112],"simulations":[39],"read-read":[40],"or":[41],"write-write":[42],"operation.":[43],"designed":[45],"implemented":[47],"512-kb":[49],"DP":[51],"macro":[53],"based":[54],"on":[55],"28-nm":[56],"low-power":[57],"bulk":[58],"CMOS":[59],"technology.":[60],"Our":[61],"design":[62],"achieved":[63],"bit":[65],"density":[66],"of":[67,103],"5.92":[68],"Mb/mm":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],",":[73],"is":[75,107],"highest":[77],"ever":[78],"reported.":[79],"Measured":[80],"at":[82],"1.0":[83],"V":[84],"supply":[85],"voltage":[86],"shows":[87],"1.05":[88],"ns":[89,96],"read-access-time":[90],"one":[92],"port":[93],"2.37":[95],"another":[98],"port,":[99],"respectively.":[100],"Area":[101],"overhead":[102],"proposed":[105],"circuitry":[106],"only":[108],"3.2%":[109],"compared":[110],"to":[111],"original":[113],"SP":[114],"macro.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}