{"id":"https://openalex.org/W2242344888","doi":"https://doi.org/10.1109/asscc.2015.7387469","title":"A 21-Gb/s, 0.96-pJ/bit serial receiver with non-50% duty-cycle clocking 1-tap decision feedback equalizer in 65nm CMOS","display_name":"A 21-Gb/s, 0.96-pJ/bit serial receiver with non-50% duty-cycle clocking 1-tap decision feedback equalizer in 65nm CMOS","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2242344888","doi":"https://doi.org/10.1109/asscc.2015.7387469","mag":"2242344888"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2015.7387469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2015.7387469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100845606","display_name":"Yang You","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yang You","raw_affiliation_strings":["Southern Methodist University, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082289150","display_name":"Sudipto Chakraborty","orcid":"https://orcid.org/0000-0001-9884-5850"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudipto Chakraborty","raw_affiliation_strings":["Texas Instruments, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100431289","display_name":"Rui Wang","orcid":"https://orcid.org/0000-0002-6581-5580"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rui Wang","raw_affiliation_strings":["Southern Methodist University, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109214069","display_name":"Jinghong Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinghong Chen","raw_affiliation_strings":["Southern Methodist University, Dallas, TX, USA"],"affiliations":[{"raw_affiliation_string":"Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100845606"],"corresponding_institution_ids":["https://openalex.org/I178169726"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68127966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7857224941253662},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6721745133399963},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.5654594898223877},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5646185278892517},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5604328513145447},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5134309530258179},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.48384371399879456},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.41965168714523315},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.353165864944458},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3437652289867401},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3362801969051361},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31475013494491577},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1494215428829193}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7857224941253662},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6721745133399963},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.5654594898223877},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5646185278892517},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5604328513145447},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5134309530258179},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.48384371399879456},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.41965168714523315},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.353165864944458},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3437652289867401},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3362801969051361},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31475013494491577},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1494215428829193}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2015.7387469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2015.7387469","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2044652428","https://openalex.org/W2046515116","https://openalex.org/W2080246229","https://openalex.org/W2147833683","https://openalex.org/W2158733536","https://openalex.org/W6670515647","https://openalex.org/W6681822964"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W2900105712","https://openalex.org/W3204141294","https://openalex.org/W4385507351","https://openalex.org/W4306968100","https://openalex.org/W2808114008","https://openalex.org/W2367195577","https://openalex.org/W2885118911","https://openalex.org/W2073818083"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"a":[3,16,22,36,58,77,89],"power-efficient":[4],"equalizing":[5],"receiver":[6,70],"designed":[7],"for":[8],"multi-data":[9],"rate":[10],"serial":[11],"link":[12],"applications.":[13],"It":[14],"includes":[15],"continuous-time":[17],"linear":[18],"equalizer":[19,28],"(CTLE)":[20],"and":[21],"half-rate":[23],"1-tap":[24],"speculative":[25],"decision":[26],"feedback":[27],"(DFE).":[29],"The":[30],"proposed":[31],"StrongArm":[32],"latch-based":[33],"DFE":[34],"adopts":[35],"novel":[37],"non-50%":[38],"duty-cycle":[39,52],"clocking":[40,53],"scheme":[41,54],"to":[42,74],"achieve":[43],"20%":[44],"higher":[45],"speed":[46],"compared":[47],"with":[48,62],"the":[49,68],"conventional":[50],"50%":[51],"solution.":[55],"Implemented":[56],"in":[57],"65nm":[59],"CMOS":[60],"process":[61],"only":[63],"regular":[64],"threshold":[65],"voltage":[66],"transistors,":[67],"prototype":[69],"can":[71],"operate":[72],"up":[73],"21Gb/s":[75],"over":[76],"25dB":[78],"loss":[79],"channel.":[80],"At":[81],"21Gb/s,":[82],"it":[83],"consumes":[84],"20.08mW":[85],"(0.96pJ/bit)":[86],"power":[87],"from":[88],"1V":[90],"supply.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}