{"id":"https://openalex.org/W2003817933","doi":"https://doi.org/10.1109/asscc.2014.7008938","title":"Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor","display_name":"Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2003817933","doi":"https://doi.org/10.1109/asscc.2014.7008938","mag":"2003817933"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2014.7008938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2014.7008938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050699863","display_name":"Yifan Yanggong","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yifan YangGong","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048817904","display_name":"Sebastian Turullols","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sebastian Turullols","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016024132","display_name":"Daniel Rhee Min Woo","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Woo","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032307025","display_name":"Changku Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changku Huang","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110339887","display_name":"King Yen","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"King Yen","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113685480","display_name":"Venkat Raghavan Krishnaswamy","orcid":"https://orcid.org/0000-0002-9951-3740"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkat Krishnaswamy","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052205396","display_name":"K. Holdbrook","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kalon Holdbrook","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054632012","display_name":"Jinuk Luke Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinuk Luke Shin","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA","Oracle, Santa Clara, CA USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Oracle, Santa Clara, CA USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5050699863"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":1.256,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82016342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"376"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7278485298156738},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6265857219696045},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.609721839427948},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5683152079582214},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5521994233131409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5488225221633911},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4557175636291504},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44019123911857605},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36610400676727295},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18966659903526306},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15268388390541077},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10962960124015808},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0838729739189148},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07016786932945251}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7278485298156738},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6265857219696045},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.609721839427948},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5683152079582214},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5521994233131409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5488225221633911},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4557175636291504},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44019123911857605},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36610400676727295},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18966659903526306},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15268388390541077},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10962960124015808},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0838729739189148},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07016786932945251},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2014.7008938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2014.7008938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2011458367","https://openalex.org/W2158074071","https://openalex.org/W4239137313"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W2109491806","https://openalex.org/W3213608175","https://openalex.org/W2058044441","https://openalex.org/W3117675750","https://openalex.org/W2139484866","https://openalex.org/W2353997301","https://openalex.org/W2976219355"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,38],"minimize":[3],"the":[4,39,44,54],"impact":[5],"of":[6,46,49,56,72],"on-chip":[7],"Ldi/dt":[8],"noise":[9,34,41],"on":[10],"power":[11],"and":[12,76],"performance,":[13],"Oracle's":[14],"SPARC":[15],"M6":[16],"processor":[17],"features":[18],"an":[19],"Asymmetric":[20],"Frequency":[21],"Locked":[22],"Loop":[23],"(AFLL)":[24],"that":[25,51],"dynamically":[26],"adjusts":[27],"chip":[28],"frequency.":[29],"It":[30],"achieves":[31],"15%":[32],"improved":[33],"immunity":[35],"by":[36,79],"reacting":[37],"voltage":[40],"asymmetrically":[42],"through":[43],"use":[45],"a":[47],"pair":[48],"DCO's":[50],"accurately":[52],"track":[53],"response":[55],"critical":[57],"paths.":[58],"The":[59],"AFLL":[60],"is":[61],"implemented":[62],"in":[63,67],"28nm":[64],"CMOS":[65],"process":[66],"0.045mm":[68],"<sup":[69],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[71],"area,":[73],"dissipating":[74],"14mW,":[75],"reducing":[77],"jitter":[78],"50%.":[80]},"counts_by_year":[{"year":2017,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}