{"id":"https://openalex.org/W2079824574","doi":"https://doi.org/10.1109/asscc.2014.7008872","title":"Fully-integrated 40-Gb/s pulse pattern generator and bit-error-rate tester chipsets in 65-nm CMOS technology","display_name":"Fully-integrated 40-Gb/s pulse pattern generator and bit-error-rate tester chipsets in 65-nm CMOS technology","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2079824574","doi":"https://doi.org/10.1109/asscc.2014.7008872","mag":"2079824574"},"language":"en","primary_location":{"id":"doi:10.1109/asscc.2014.7008872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2014.7008872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062921753","display_name":"Guan-Sing Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Guan-Sing Chen","raw_affiliation_strings":["Atilia Technology, Taipei, Taiwan","National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atilia Technology, Taipei, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101043494","display_name":"Chin-Yang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Yang Wu","raw_affiliation_strings":["Atilia Technology, Taipei, Taiwan","National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atilia Technology, Taipei, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055543469","display_name":"Chen-Lun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Lun Lin","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071031682","display_name":"Hao-Wei Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hao-Wei Hung","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029840448","display_name":"Jri Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jri Lee","raw_affiliation_strings":["Atilia Technology, Taipei, Taiwan","National Taiwan University, Taipei, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Atilia Technology, Taipei, Taiwan","institution_ids":[]},{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13749893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.9367072582244873},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8244405388832092},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.6540842652320862},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6426600217819214},{"id":"https://openalex.org/keywords/pulse-generator","display_name":"Pulse generator","score":0.5609195828437805},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.555662214756012},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4650230407714844},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4206914007663727},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4192691743373871},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3452109098434448},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3177551031112671},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21020832657814026},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10034874081611633}],"concepts":[{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.9367072582244873},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8244405388832092},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.6540842652320862},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6426600217819214},{"id":"https://openalex.org/C51319974","wikidata":"https://www.wikidata.org/wiki/Q3509564","display_name":"Pulse generator","level":3,"score":0.5609195828437805},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.555662214756012},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4650230407714844},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4206914007663727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4192691743373871},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3452109098434448},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3177551031112671},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21020832657814026},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10034874081611633},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asscc.2014.7008872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asscc.2014.7008872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2092539175","https://openalex.org/W2102506502","https://openalex.org/W2120571356","https://openalex.org/W2131061470","https://openalex.org/W2170165409","https://openalex.org/W2987233715","https://openalex.org/W4253804951","https://openalex.org/W6673989020"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2100196563","https://openalex.org/W2106546050","https://openalex.org/W1553497204","https://openalex.org/W2382142327","https://openalex.org/W2977359002","https://openalex.org/W2598933208","https://openalex.org/W2113302467","https://openalex.org/W2079824574"],"abstract_inverted_index":{"Fully-integrated":[0],"40-Gb/s":[1],"pulse":[2],"pattern":[3],"generator":[4],"(PPG)":[5],"and":[6,24,41],"bit-error-rate":[7],"tester":[8],"(BERT)":[9],"chipsets":[10],"has":[11],"been":[12],"presented":[13],"in":[14],"65-nm":[15],"CMOS":[16],"technology.":[17],"Using":[18],"external":[19],"clock":[20],"inputs,":[21],"the":[22],"PPG":[23],"BERT":[25],"achieve":[26],"full":[27],"operation":[28],"with":[29],"ultra-wide":[30],"data":[31],"range":[32],"from":[33],"40":[34,37],"Mb/s":[35],"to":[36,47],"Gb/s.":[38],"Built-in":[39],"PLL":[40],"CDR":[42],"circuits":[43],"are":[44],"also":[45],"included":[46],"provide":[48],"robustness":[49],"for":[50],"standard":[51],"specification":[52],"testing.":[53]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}