{"id":"https://openalex.org/W4245299938","doi":"https://doi.org/10.1109/aspdac.2018.8297395","title":"Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array","display_name":"Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4245299938","doi":"https://doi.org/10.1109/aspdac.2018.8297395"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297395","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028727210","display_name":"Wenyu Sun","orcid":"https://orcid.org/0000-0002-3521-3327"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenyu Sun","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005373227","display_name":"Yuxuan Huang","orcid":"https://orcid.org/0000-0002-4842-8781"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuxuan Huang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101439992","display_name":"Qinghang Zhao","orcid":"https://orcid.org/0000-0003-0116-8975"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qinghang Zhao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034430614","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5515-1792"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Qiao","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["Department of Computer Science, National Tsina Hua University. Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsina Hua University. Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100750078","display_name":"Xiaojun Guo","orcid":"https://orcid.org/0000-0003-3946-9458"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaojun Guo","raw_affiliation_strings":["Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045721867","display_name":"Yongpan Liu","orcid":"https://orcid.org/0000-0002-4892-2309"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Department of Electronic Engineering, Tsinghua University, Beijing"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Tsinghua University, Beijing","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5028727210"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.4734,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65581682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"645","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10045","display_name":"Organic Electronics and Photovoltaics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6372100114822388},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6307057738304138},{"id":"https://openalex.org/keywords/thin-film-transistor","display_name":"Thin-film transistor","score":0.6225157976150513},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5854657292366028},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.561363697052002},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5147666931152344},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4905332922935486},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48166215419769287},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45223990082740784},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45166707038879395},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.39282190799713135},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32885581254959106},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2567988634109497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25592511892318726},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.16305437684059143},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.10148230195045471},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07260262966156006}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6372100114822388},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6307057738304138},{"id":"https://openalex.org/C87359718","wikidata":"https://www.wikidata.org/wiki/Q1271916","display_name":"Thin-film transistor","level":3,"score":0.6225157976150513},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5854657292366028},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.561363697052002},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5147666931152344},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4905332922935486},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48166215419769287},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45223990082740784},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45166707038879395},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.39282190799713135},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32885581254959106},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2567988634109497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25592511892318726},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.16305437684059143},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.10148230195045471},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07260262966156006},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2018.8297395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297395","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6600000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1488959710","https://openalex.org/W2000024623","https://openalex.org/W2024558115","https://openalex.org/W2065327974","https://openalex.org/W2116706244","https://openalex.org/W2116912683","https://openalex.org/W2130436227","https://openalex.org/W2132914434","https://openalex.org/W2165113359","https://openalex.org/W2170543369","https://openalex.org/W2519820516","https://openalex.org/W2625717447","https://openalex.org/W4242572675","https://openalex.org/W6629060463","https://openalex.org/W6677145590"],"related_works":["https://openalex.org/W2290310756","https://openalex.org/W2063994266","https://openalex.org/W2774773774","https://openalex.org/W2164005033","https://openalex.org/W2167525841","https://openalex.org/W2018740733","https://openalex.org/W1900707063","https://openalex.org/W2886135960","https://openalex.org/W2580743037","https://openalex.org/W2170979950"],"abstract_inverted_index":{"Thin-film":[0],"transistor":[1],"(TFT)":[2],"circuits":[3],"are":[4],"facing":[5],"the":[6,44,51,80,102],"challenges":[7],"of":[8,47,53],"unipolar":[9],"device,":[10],"process":[11],"variation,":[12],"and":[13,36,49,70],"yield":[14],"problems,":[15],"which":[16,40],"can":[17],"be":[18],"addressed":[19],"by":[20],"pseudo-CMOS":[21],"logic":[22,55,76],"array":[23,56,77],"with":[24,101],"multi-layer":[25],"interconnect.":[26],"However,":[27],"existing":[28],"design":[29],"methodology":[30],"does":[31],"not":[32],"take":[33],"mechanical":[34],"strain":[35],"temperature":[37],"into":[38],"consideration":[39],"may":[41],"seriously":[42],"affect":[43],"carrier":[45],"mobility":[46,81],"TFT":[48],"thus":[50],"performance":[52,92],"whole":[54],"circuits.":[57],"This":[58],"paper":[59],"presents":[60],"a":[61],"novel":[62],"cell":[63],"mapping":[64,68,72],"algorithm":[65],"including":[66],"intrarow":[67],"step":[69,73],"inter-row":[71],"for":[74],"flexible":[75],"to":[78],"mitigate":[79],"influence.":[82],"Experimental":[83],"results":[84],"indicate":[85],"that":[86],"there":[87],"is":[88],"more":[89],"than":[90],"40%":[91],"improvement":[93],"in":[94],"critical":[95],"path":[96],"delay":[97],"at":[98],"best":[99],"case":[100],"proposed":[103],"algorithm.":[104]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}