{"id":"https://openalex.org/W4246336807","doi":"https://doi.org/10.1109/aspdac.2018.8297375","title":"Optimal die placement for interposer-based 3D ICs","display_name":"Optimal die placement for interposer-based 3D ICs","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4246336807","doi":"https://doi.org/10.1109/aspdac.2018.8297375"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009777131","display_name":"Sergii Osmolovskyi","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sergii Osmolovskyi","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052751303","display_name":"Johann Knechtel","orcid":"https://orcid.org/0000-0001-5093-2939"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Johann Knechtel","raw_affiliation_strings":["Department of EECS, New York University, Abu Dhabi, UAE"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, New York University, Abu Dhabi, UAE","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["Department of EECS, University of Michigan, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of Michigan, USA","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.37,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90054287,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"513","last_page":"520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8883731365203857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6092835068702698},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.559398889541626},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5491108298301697},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.5335674285888672},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.4540089964866638},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.45130714774131775},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43427222967147827},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41046109795570374},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38181501626968384},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3381268382072449},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24154284596443176},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11446475982666016},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.08530551195144653}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8883731365203857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6092835068702698},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.559398889541626},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5491108298301697},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.5335674285888672},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.4540089964866638},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.45130714774131775},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43427222967147827},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41046109795570374},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38181501626968384},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3381268382072449},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24154284596443176},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11446475982666016},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.08530551195144653},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2018.8297375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W878371158","https://openalex.org/W1972007088","https://openalex.org/W2019676568","https://openalex.org/W2043694425","https://openalex.org/W2060631289","https://openalex.org/W2063893206","https://openalex.org/W2077575565","https://openalex.org/W2126916934","https://openalex.org/W2137893918","https://openalex.org/W2137955810","https://openalex.org/W2146704626","https://openalex.org/W2151997136","https://openalex.org/W2154854069","https://openalex.org/W2185926888","https://openalex.org/W2234584938","https://openalex.org/W2497599918","https://openalex.org/W2532719504","https://openalex.org/W2587180584","https://openalex.org/W2742121483","https://openalex.org/W6643279702","https://openalex.org/W6665670167","https://openalex.org/W6686479381","https://openalex.org/W6723386527","https://openalex.org/W6728879204"],"related_works":["https://openalex.org/W2333804548","https://openalex.org/W1990828594","https://openalex.org/W4321510758","https://openalex.org/W2137955810","https://openalex.org/W2162498392","https://openalex.org/W2108092114","https://openalex.org/W2005457717","https://openalex.org/W2098497894","https://openalex.org/W2109413979","https://openalex.org/W1703071360"],"abstract_inverted_index":{"Performance":[0],"of":[1,25,58],"modern":[2],"multi-chip":[3],"modules,":[4],"increasingly":[5],"implemented":[6],"as":[7],"interposer":[8],"solutions,":[9],"is":[10],"limited":[11,103],"by":[12],"system-level":[13],"interconnects.":[14],"We":[15],"propose":[16],"an":[17],"effective":[18],"method":[19,86],"for":[20,53,65],"optimal":[21],"wirelength-driven":[22],"die":[23],"placement":[24,74],"interposer-based":[26],"3D":[27],"ICs.":[28],"Our":[29],"key":[30],"ideas":[31],"are":[32,63,102],"to":[33,48,95,104],"leverage":[34],"the":[35,67,72],"constraint-satisfaction":[36],"problem":[37],"(CSP)":[38],"formalism":[39],"in":[40],"combination":[41],"with":[42],"a":[43],"branch-and-bound":[44],"(B&B)":[45],"algorithm,":[46],"and":[47,56,80],"develop":[49],"several":[50],"novel":[51],"techniques":[52,62],"early":[54],"identification":[55],"pruning":[57],"unpromising":[59],"configurations.":[60],"Such":[61],"crucial":[64],"addressing":[66],"combinatorial":[68],"explosion":[69],"when":[70],"solving":[71],"NP-hard":[73],"problem.":[75],"Experiments":[76],"on":[77],"ISPD08":[78],"(modified)":[79],"MCNC":[81],"benchmarks":[82],"demonstrate":[83],"that":[84],"our":[85],"outperforms":[87],"prior":[88],"art:":[89],"we":[90],"can":[91],"optimally":[92],"place":[93],"up":[94],"eleven":[96],"rotatable":[97],"dies,":[98],"whereas":[99],"state-of-the-art":[100],"tools":[101],"six":[105],"dies.":[106]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}