{"id":"https://openalex.org/W4236551604","doi":"https://doi.org/10.1109/aspdac.2018.8297374","title":"Clustering of flip-flops for useful-skew clock tree synthesis","display_name":"Clustering of flip-flops for useful-skew clock tree synthesis","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4236551604","doi":"https://doi.org/10.1109/aspdac.2018.8297374"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/10113","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026009848","display_name":"Chuan Yean Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chuan Yean Tan","raw_affiliation_strings":["Purdue University, West Lafayette, IN, US"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, US","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["University of Central Florida, Orlando, FL, US"],"affiliations":[{"raw_affiliation_string":"University of Central Florida, Orlando, FL, US","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN, US"],"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, US","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026009848"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":2.3742,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.89992837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"507","last_page":"512"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7616423964500427},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7409148216247559},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7022780776023865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6905240416526794},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6868132948875427},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6610113978385925},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6598971486091614},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5515381097793579},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5238076448440552},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5057051181793213},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.466182678937912},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.44679099321365356},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4385811388492584},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.43442660570144653},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4342082440853119},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.43285244703292847},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4268971085548401},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39528852701187134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3349505066871643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27658599615097046},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22194594144821167},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18568605184555054},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15149784088134766},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.072506844997406}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7616423964500427},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7409148216247559},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7022780776023865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6905240416526794},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6868132948875427},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6610113978385925},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6598971486091614},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5515381097793579},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5238076448440552},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5057051181793213},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.466182678937912},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.44679099321365356},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4385811388492584},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.43442660570144653},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4342082440853119},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.43285244703292847},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4268971085548401},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39528852701187134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3349505066871643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27658599615097046},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22194594144821167},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18568605184555054},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15149784088134766},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.072506844997406},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2018.8297374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11112","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10113","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11112","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10113","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1966842574","https://openalex.org/W2014965059","https://openalex.org/W2034653499","https://openalex.org/W2095166045","https://openalex.org/W2136630977","https://openalex.org/W2177780683","https://openalex.org/W2404274178","https://openalex.org/W2535521862","https://openalex.org/W2605004571","https://openalex.org/W4237096326","https://openalex.org/W4245154887","https://openalex.org/W4246946013","https://openalex.org/W4247242901","https://openalex.org/W6682881493"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2617666058","https://openalex.org/W2803012234","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W3006003651","https://openalex.org/W2127892766","https://openalex.org/W2144282137"],"abstract_inverted_index":{"The":[0,79],"clock":[1,48,57,69,76],"network":[2],"of":[3,14,41,104],"a":[4,7,56,65],"circuit":[5],"is":[6,22,28,82],"main":[8],"contributor":[9],"to":[10,24,29,37,45,73,102],"the":[11,47,75,97,105],"power":[12,26,107],"consumption":[13,27,108],"any":[15],"ASIC":[16],"design.":[17],"A":[18],"key":[19],"technique":[20,72],"that":[21,61,96],"used":[23],"reduce":[25,46],"cluster":[30],"flipflops":[31,42],"or":[32],"latches":[33],"into":[34],"groups":[35],"and":[36],"place":[38],"each":[39],"group":[40],"close":[43],"together":[44],"wire":[49,77],"length.":[50,78],"In":[51],"this":[52],"paper,":[53],"we":[54],"introduce":[55],"tree":[58,70],"synthesis":[59,71],"methodology":[60,99],"incorporates":[62],"clustering":[63,80],"with":[64],"previously":[66],"published":[67],"useful-skew":[68],"minimize":[74],"process":[81],"guided":[83],"by":[84],"bounded":[85],"arrival":[86],"time":[87],"constraints,":[88],"which":[89],"enable":[90],"its":[91],"efficiency.":[92],"Experimental":[93],"results":[94],"show":[95],"proposed":[98],"reduces":[100],"up":[101],"34%":[103],"total":[106],"while":[109],"meeting":[110],"all":[111],"timing":[112],"constraints.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-21T08:13:44.787528","created_date":"2025-10-10T00:00:00"}