{"id":"https://openalex.org/W4246568307","doi":"https://doi.org/10.1109/aspdac.2018.8297368","title":"Multi-level timing simulation on GPUs","display_name":"Multi-level timing simulation on GPUs","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4246568307","doi":"https://doi.org/10.1109/aspdac.2018.8297368"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297368","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101864125","display_name":"Eric Schneider","orcid":"https://orcid.org/0000-0003-2296-1956"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eric Schneider","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"470","last_page":"475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7645187377929688},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5876757502555847},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3412477970123291},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.32275962829589844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7645187377929688},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5876757502555847},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3412477970123291},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.32275962829589844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2018.8297368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297368","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W246882494","https://openalex.org/W1967364882","https://openalex.org/W1975338463","https://openalex.org/W1980942247","https://openalex.org/W1984485372","https://openalex.org/W2002006950","https://openalex.org/W2008990681","https://openalex.org/W2062716389","https://openalex.org/W2075943092","https://openalex.org/W2092629478","https://openalex.org/W2105057896","https://openalex.org/W2110404100","https://openalex.org/W2115296652","https://openalex.org/W2129960401","https://openalex.org/W2133250872","https://openalex.org/W2134895826","https://openalex.org/W2140004775","https://openalex.org/W2148562568","https://openalex.org/W2156443301","https://openalex.org/W2277653173","https://openalex.org/W2492599081","https://openalex.org/W2511040012","https://openalex.org/W2564408197","https://openalex.org/W2566658637","https://openalex.org/W3147150317","https://openalex.org/W4231973520","https://openalex.org/W4235485521","https://openalex.org/W4237090517","https://openalex.org/W4254719374"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2405661381"],"abstract_inverted_index":{"Timing-accurate":[0],"simulation":[1,21,33,50,70,78,142,163],"of":[2,11,106,126,131,150,156],"circuits":[3],"is":[4,143,146],"an":[5],"important":[6],"task":[7],"in":[8,103],"design":[9],"validation":[10],"modern":[12],"nano-scale":[13],"CMOS":[14],"circuits.":[15],"With":[16,123],"shrinking":[17],"technology":[18],"nodes,":[19],"detailed":[20],"models":[22],"down":[23],"to":[24,28,40,88,108,158,161],"transistor":[25],"level":[26,36,83],"have":[27],"be":[29,101],"considered.":[30],"While":[31],"conventional":[32],"at":[34,51,164],"logic":[35,80],"lacks":[37],"the":[38,64,111,120,124],"ability":[39],"accurately":[41],"model":[42],"timing":[43,69],"behavior":[44],"for":[45,58,116,148],"complex":[46],"cells,":[47],"more":[48],"accurate":[49],"lower":[52],"abstraction":[53,84,99,121],"levels":[54],"becomes":[55],"computationally":[56],"expensive":[57],"larger":[59],"designs.":[60],"This":[61],"work":[62],"presents":[63],"first":[65],"parallel":[66],"multi-level":[67,141],"waveform-accurate":[68],"approach":[71],"on":[72],"graphics":[73],"processing":[74],"units":[75],"(GPUs).":[76],"The":[77,98],"uses":[79],"and":[81,96,128,133,138],"switch":[82,165],"concurrently,":[85],"thus":[86],"allowing":[87],"combine":[89],"their":[90],"advantages":[91],"by":[92],"trading":[93],"off":[94],"speed":[95],"accuracy.":[97,112],"can":[100],"lowered":[102],"arbitrary":[104],"regions":[105],"interest":[107],"locally":[109],"increase":[110],"Waveform":[113],"transformations":[114],"allow":[115],"transparent":[117],"switching":[118],"between":[119],"levels.":[122],"utilization":[125],"GPUs":[127],"thoughtful":[129],"unification":[130],"algorithms":[132],"data":[134],"structures,":[135],"a":[136],"fast":[137],"versatile":[139],"high-throughput":[140],"obtained":[144],"that":[145],"scalable":[147],"millions":[149],"cells":[151],"while":[152],"achieving":[153],"runtime":[154],"savings":[155],"up":[157],"89%":[159],"compared":[160],"full":[162],"level.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}