{"id":"https://openalex.org/W4248372240","doi":"https://doi.org/10.1109/aspdac.2018.8297355","title":"Lifetime-aware design methodology for dynamic partially reconfigurable systems","display_name":"Lifetime-aware design methodology for dynamic partially reconfigurable systems","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4248372240","doi":"https://doi.org/10.1109/aspdac.2018.8297355"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297355","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051064456","display_name":"Siva Satyendra Sahoo","orcid":"https://orcid.org/0000-0002-2243-5350"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Siva Satyendra Sahoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083517801","display_name":"Tuan D. A. Nguyen","orcid":"https://orcid.org/0000-0002-5108-4684"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tuan D. A. Nguyen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070594442","display_name":"Bharadwaj Veeravalli","orcid":"https://orcid.org/0000-0001-9000-1813"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bharadwaj Veeravalli","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Center for Advancing Electronics Dresden, Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advancing Electronics Dresden, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051064456"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":1.689,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83554377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"393","last_page":"398"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8866219520568848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7422513365745544},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5964138507843018},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5763109922409058},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5613080263137817},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.559242308139801},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.5423356890678406},{"id":"https://openalex.org/keywords/compatibility","display_name":"Compatibility (geochemistry)","score":0.5273476839065552},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5017526149749756},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4952942430973053},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4832344949245453},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38364177942276},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35764530301094055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1461193561553955},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.07901069521903992}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8866219520568848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7422513365745544},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5964138507843018},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5763109922409058},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5613080263137817},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.559242308139801},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.5423356890678406},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.5273476839065552},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5017526149749756},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4952942430973053},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4832344949245453},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38364177942276},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35764530301094055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1461193561553955},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.07901069521903992},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2018.8297355","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297355","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W600520643","https://openalex.org/W1519361519","https://openalex.org/W1980981621","https://openalex.org/W1983517606","https://openalex.org/W2005671831","https://openalex.org/W2006584048","https://openalex.org/W2024993563","https://openalex.org/W2080300564","https://openalex.org/W2100120852","https://openalex.org/W2100161637","https://openalex.org/W2268762552","https://openalex.org/W2293026208","https://openalex.org/W2343634302","https://openalex.org/W4245104754","https://openalex.org/W4250661686"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2576551918","https://openalex.org/W2042762783","https://openalex.org/W2575436408","https://openalex.org/W4250441253","https://openalex.org/W4301508730","https://openalex.org/W2034700470","https://openalex.org/W2150005717","https://openalex.org/W2749207361","https://openalex.org/W1941382975"],"abstract_inverted_index":{"Dynamic":[0],"Partial":[1],"Reconfiguration":[2],"(DPR)":[3],"in":[4],"reconfigurable":[5],"platforms":[6],"can":[7,83],"be":[8],"used":[9],"for":[10,24,40,64],"the":[11,26,42,57,80],"mitigation":[12],"of":[13,29],"aging-related":[14],"permanent":[15],"faults.":[16],"We":[17,55],"propose":[18,47],"an":[19,61],"application-specific":[20],"system-level":[21],"design":[22,65],"methodology":[23],"determining":[25],"appropriate":[27],"number":[28],"Partially":[30,37],"Reconfigurable":[31,38],"Regions":[32],"and":[33],"their":[34],"compatibility":[35],"with":[36,60],"Modules":[39],"maximizing":[41],"system":[43,53],"lifetime.":[44],"Specifically,":[45],"we":[46],"a":[48,72],"lifetime-aware":[49],"scheduler":[50,58],"that":[51,79],"maximizes":[52],"MTTF.":[54],"use":[56],"along":[59],"automated":[62],"floorplanner":[63],"space":[66],"exploration":[67],"at":[68],"design-time":[69],"to":[70,86],"generate":[71],"heterogeneous":[73,81],"PRR":[74],"system.":[75],"Our":[76],"experiments":[77],"show":[78],"systems":[82],"offer":[84],"up":[85],"2x":[87],"lifetime":[88],"improvement":[89],"over":[90],"homogeneous":[91],"ones.":[92]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}