{"id":"https://openalex.org/W4240306535","doi":"https://doi.org/10.1109/aspdac.2018.8297350","title":"HielM: Highly flexible in-memory computing using STT MRAM","display_name":"HielM: Highly flexible in-memory computing using STT MRAM","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4240306535","doi":"https://doi.org/10.1109/aspdac.2018.8297350"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297350","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/10053","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091750431","display_name":"Farhana Parveen","orcid":"https://orcid.org/0000-0002-8348-7955"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farhana Parveen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"361","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8016366958618164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6275699138641357},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.6191250085830688},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5976117849349976},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.5433160066604614},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4939497113227844},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.485506534576416},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.414958119392395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4116651117801666},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4107676148414612},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40773752331733704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.398993581533432},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3821905255317688},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.28267377614974976},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26016271114349365},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23494240641593933},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.13540971279144287}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8016366958618164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6275699138641357},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.6191250085830688},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5976117849349976},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.5433160066604614},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4939497113227844},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.485506534576416},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.414958119392395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4116651117801666},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4107676148414612},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40773752331733704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.398993581533432},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3821905255317688},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.28267377614974976},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26016271114349365},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23494240641593933},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.13540971279144287},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2018.8297350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297350","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11052","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10053","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-11052","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/10053","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W755906292","https://openalex.org/W1488639170","https://openalex.org/W1513427679","https://openalex.org/W1556212265","https://openalex.org/W1987201308","https://openalex.org/W2011081164","https://openalex.org/W2081729575","https://openalex.org/W2084316737","https://openalex.org/W2096199318","https://openalex.org/W2096320918","https://openalex.org/W2114972738","https://openalex.org/W2117017943","https://openalex.org/W2118870365","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2153158393","https://openalex.org/W2170382128","https://openalex.org/W2214682759","https://openalex.org/W2336787799","https://openalex.org/W2342746717","https://openalex.org/W2343559494","https://openalex.org/W2396622873","https://openalex.org/W2401709171","https://openalex.org/W2416900089","https://openalex.org/W2505622901","https://openalex.org/W2508602506","https://openalex.org/W2561346067","https://openalex.org/W2584875058","https://openalex.org/W2593172471","https://openalex.org/W2613569094","https://openalex.org/W2615320339","https://openalex.org/W2738791420","https://openalex.org/W2998915116","https://openalex.org/W4240163901","https://openalex.org/W4244896417","https://openalex.org/W4292169167","https://openalex.org/W6630591476","https://openalex.org/W6677594142"],"related_works":["https://openalex.org/W4389166713","https://openalex.org/W4312855541","https://openalex.org/W4319431058","https://openalex.org/W4387449314","https://openalex.org/W3121712272","https://openalex.org/W3002919214","https://openalex.org/W3183424241","https://openalex.org/W3199064773","https://openalex.org/W2993507867","https://openalex.org/W2300888038"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,90],"propose":[4],"a":[5],"Highly":[6],"Flexible":[7],"InMemory":[8],"(HieIM)":[9],"computing":[10,50,81,118],"platform":[11,82],"using":[12,98],"STT":[13],"MRAM,":[14],"which":[15,102],"can":[16,53],"be":[17],"leveraged":[18],"to":[19,34,113,148],"implement":[20,54,122],"Boolean":[21,57,95],"logic":[22,58,96],"functions":[23,59],"without":[24],"sacrificing":[25],"memory":[26,33,43,70],"functionality.":[27],"It":[28],"could":[29],"pre-process":[30],"data":[31,125],"within":[32],"further":[35,121],"reduce":[36],"power":[37],"hungry":[38],"long":[39],"distance":[40],"communication":[41],"between":[42,63],"and":[44,108,142,150],"processing":[45],"units":[46],"as":[47,132],"in":[48,67,78],"Von-Neumann":[49],"system.":[51],"HieIM":[52,131],"all":[55],"the":[56,68,74,86],"(AND/NAND,":[60],"OR/NOR,":[61],"XOR/XNOR)":[62],"any":[64],"two":[65],"cells":[66],"same":[69],"array,":[71],"thus":[72],"overcoming":[73],"`operand":[75],"locality'":[76],"problem":[77],"contemporary":[79],"in-memory":[80,92,117,124],"designs.":[83],"To":[84],"investigate":[85],"performance":[87],"of":[88],"HieIM,":[89],"test":[91],"bulk":[93],"bit-wise":[94],"operations":[97],"different":[99],"vector":[100],"datasets,":[101],"shows":[103,140],"~":[104,109],"8x":[105],"energy":[106,145],"saving":[107],"5x":[110],"speedup":[111],"compared":[112,147],"recent":[114],"DRAM":[115],"based":[116,129,152],"platform.":[119],"We":[120],"an":[123],"encryption":[126],"engine":[127],"design":[128],"on":[130],"another":[133],"case":[134],"study.":[135],"With":[136],"AES":[137],"algorithm,":[138],"it":[139],"51.5%":[141],"68.9%":[143],"lower":[144],"consumption":[146],"CMOS-ASIC":[149],"CMOL":[151],"implementations,":[153],"respectively.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}