{"id":"https://openalex.org/W4230855715","doi":"https://doi.org/10.1109/aspdac.2018.8297333","title":"A switched-loop-filter PLL with fast phase-error correction technique","display_name":"A switched-loop-filter PLL with fast phase-error correction technique","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4230855715","doi":"https://doi.org/10.1109/aspdac.2018.8297333"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297333","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068994388","display_name":"Yongsun Lee","orcid":"https://orcid.org/0000-0003-0654-9363"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongsun Lee","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029028989","display_name":"Taeho Seong","orcid":"https://orcid.org/0000-0002-3181-2744"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeho Seong","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003562051","display_name":"Seyeon Yoo","orcid":"https://orcid.org/0000-0003-1785-2376"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seyeon Yoo","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea","institution_ids":["https://openalex.org/I48566637"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004599468","display_name":"Jaehyouk Choi","orcid":"https://orcid.org/0000-0002-3055-8684"},"institutions":[{"id":"https://openalex.org/I48566637","display_name":"Ulsan National Institute of Science and Technology","ror":"https://ror.org/017cjz748","country_code":"KR","type":"education","lineage":["https://openalex.org/I48566637"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehyouk Choi","raw_affiliation_strings":["Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea","institution_ids":["https://openalex.org/I48566637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I48566637"],"apc_list":null,"apc_paid":null,"fwci":0.3896,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60243953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8861162662506104},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8859989643096924},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7669941782951355},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5677711367607117},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.5189926028251648},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48358839750289917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.473768025636673},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4648042917251587},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4294966757297516},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4218725562095642},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3864099979400635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15256941318511963},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1207016110420227}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8861162662506104},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8859989643096924},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7669941782951355},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5677711367607117},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.5189926028251648},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48358839750289917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.473768025636673},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4648042917251587},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4294966757297516},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4218725562095642},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3864099979400635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15256941318511963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1207016110420227},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/aspdac.2018.8297333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297333","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/199410","is_oa":false,"landing_page_url":"https://hdl.handle.net/10371/199410","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Proceedings Paper"},{"id":"pmh:oai:scholarworks.unist.ac.kr:201301/37254","is_oa":false,"landing_page_url":"https://scholarworks.unist.ac.kr/handle/201301/37254","pdf_url":null,"source":{"id":"https://openalex.org/S4306401118","display_name":"Scholarworks@UNIST (Ulsan National Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48566637","host_organization_name":"Ulsan National Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I48566637"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"CONFERENCE"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2139484866","https://openalex.org/W2188779191","https://openalex.org/W2776212486","https://openalex.org/W3134930219","https://openalex.org/W2967785526","https://openalex.org/W1994021281","https://openalex.org/W2372909716"],"abstract_inverted_index":{"A":[0],"low-jitter,":[1],"low-reference":[2],"spur":[3,63],"switched-loop-filter":[4],"(SLF)":[5],"PLL":[6,38],"that":[7],"uses":[8],"a":[9,29,52],"fast":[10],"phase-error":[11],"correction":[12],"(FPEC)":[13],"technique":[14],"emulating":[15],"the":[16,35,58,61],"phase-realignment":[17],"mechanism":[18],"of":[19],"an":[20],"injection-locked":[21],"clock":[22],"multiplier":[23],"(ILCM)":[24],"is":[25],"presented.":[26],"Even":[27],"for":[28],"high":[30],"multiplication":[31],"factor":[32],"(i.e.,":[33],"64),":[34],"proposed":[36],"SLF":[37],"concurrently":[39],"achieved":[40],"ultra-low":[41],"jitter":[42],"and":[43,60,71],"low":[44],"reference":[45,62],"spur.":[46],"The":[47,56],"prototype":[48],"was":[49],"fabricated":[50],"in":[51],"65-nm":[53],"CMOS":[54],"process.":[55],"RMS-jitter,":[57],"FOM,":[59],"were":[64],"measured":[65],"as":[66],"378":[67],"fs,":[68],"-242":[69],"dB,":[70],"-71":[72],"dBc,":[73],"respectively.":[74]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}