{"id":"https://openalex.org/W4248376446","doi":"https://doi.org/10.1109/aspdac.2018.8297307","title":"PIMCH: Cooperative memory prefetching in processing-in-memory architecture","display_name":"PIMCH: Cooperative memory prefetching in processing-in-memory architecture","publication_year":2018,"publication_date":"2018-01-01","ids":{"openalex":"https://openalex.org/W4248376446","doi":"https://doi.org/10.1109/aspdac.2018.8297307"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2018.8297307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297307","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101953185","display_name":"Sheng Xu","orcid":"https://orcid.org/0000-0002-9620-2293"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sheng Xu","raw_affiliation_strings":["University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100346965","display_name":"Ying Wang","orcid":"https://orcid.org/0000-0001-5172-4736"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ying Wang","raw_affiliation_strings":["Cyber Computing Laboratory, Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Cyber Computing Laboratory, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016864694","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0003-0904-6681"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Cyber Computing Laboratory, Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Cyber Computing Laboratory, Chinese Academy of Sciences","institution_ids":["https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["University of Chinese Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"University of Chinese Academy of Sciences","institution_ids":["https://openalex.org/I4210165038"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101953185"],"corresponding_institution_ids":["https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":2.0268,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86472149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8434199094772339},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6520105600357056},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6180591583251953},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5960040092468262},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.592583954334259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5628407001495361},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5410115122795105},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5385007262229919},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5161417722702026},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4964361786842346},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.49209779500961304},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4795631766319275},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.44925931096076965},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4190555810928345},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3770676851272583},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.37351536750793457},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2844665050506592},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27664053440093994},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2625328302383423}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8434199094772339},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6520105600357056},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6180591583251953},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5960040092468262},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.592583954334259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5628407001495361},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5410115122795105},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5385007262229919},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5161417722702026},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4964361786842346},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.49209779500961304},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4795631766319275},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.44925931096076965},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4190555810928345},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3770676851272583},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.37351536750793457},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2844665050506592},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27664053440093994},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2625328302383423},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2018.8297307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2018.8297307","pdf_url":null,"source":{"id":"https://openalex.org/S4363608266","display_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1981943579","https://openalex.org/W2036853599","https://openalex.org/W2086112773","https://openalex.org/W2114440330","https://openalex.org/W2134633067","https://openalex.org/W2150478767","https://openalex.org/W2187405838","https://openalex.org/W2537450429","https://openalex.org/W2545376626","https://openalex.org/W4244523606","https://openalex.org/W4245348408","https://openalex.org/W6645738425","https://openalex.org/W6686715177"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W1974211070","https://openalex.org/W2247651031","https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W2168550483","https://openalex.org/W2790267391","https://openalex.org/W1965563745","https://openalex.org/W2021535927","https://openalex.org/W1975698617"],"abstract_inverted_index":{"Conventional":[0],"high-performance":[1],"processors":[2],"employ":[3],"hardware":[4],"data":[5,15,34,48,100],"prefetcher":[6],"to":[7,31,68,98,102],"reduce":[8],"the":[9,21,47,52,73,86],"cache":[10],"miss":[11],"rate":[12],"by":[13],"exploiting":[14],"locality":[16],"in":[17,41,112],"memory":[18,37,87,110],"access.":[19],"In":[20,58],"scenario":[22],"of":[23,51,55,89],"PIM-enabled":[24],"system,":[25],"current":[26],"prefetching":[27,105,111],"methods":[28],"are":[29],"likely":[30],"induce":[32],"unnecessary":[33],"moving":[35],"between":[36],"and":[38,81,93,96],"CPU,":[39],"resulting":[40],"significant":[42],"performance":[43],"slow-down":[44],"if":[45],"ignoring":[46],"access":[49],"pattern":[50],"In-Memory":[53],"cores":[54,80,92],"PIM":[56,82,94],"architecture.":[57,114],"this":[59,70],"paper,":[60],"we":[61],"propose":[62],"a":[63],"novel":[64],"PIM-oriented":[65],"Prefetching":[66],"(PIMCH),":[67],"fix":[69],"problem":[71],"for":[72],"heterogeneous":[74],"system":[75],"with":[76],"both":[77,90],"conventional":[78],"CPU":[79,91],"architectures.":[83],"PIMCH":[84],"consider":[85],"behavior":[88],"cores,":[95],"refers":[97],"their":[99],"mapping":[101],"dynamically":[103],"adjust":[104],"methods,":[106],"which":[107],"enables":[108],"cooperative":[109],"Processing-In-Memory":[113]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}