{"id":"https://openalex.org/W2588044919","doi":"https://doi.org/10.1109/aspdac.2017.7858416","title":"Extending the lifetime of object-based NAND flash device with STT-RAM/DRAM hybrid buffer","display_name":"Extending the lifetime of object-based NAND flash device with STT-RAM/DRAM hybrid buffer","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2588044919","doi":"https://doi.org/10.1109/aspdac.2017.7858416","mag":"2588044919"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2017.7858416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086617294","display_name":"Chuhan Min","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chuhan Min","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101687426","display_name":"Jie Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Guo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh Pittsburgh, Pennsylvania, U.S.A","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"764","last_page":"769"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8320533037185669},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6903835535049438},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.6536597013473511},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5778213143348694},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.503797709941864},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4972706139087677},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.490448921918869},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.4816352427005768},{"id":"https://openalex.org/keywords/metadata","display_name":"Metadata","score":0.47398844361305237},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4530359208583832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44871360063552856},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2764907479286194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2502117156982422},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21255171298980713},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.16675275564193726},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.11570486426353455},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.08519452810287476}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8320533037185669},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6903835535049438},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.6536597013473511},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5778213143348694},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.503797709941864},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4972706139087677},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.490448921918869},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.4816352427005768},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.47398844361305237},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4530359208583832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44871360063552856},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2764907479286194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2502117156982422},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21255171298980713},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.16675275564193726},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.11570486426353455},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.08519452810287476},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2017.7858416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1172733195","https://openalex.org/W1568181892","https://openalex.org/W1980035523","https://openalex.org/W1988616943","https://openalex.org/W2006637270","https://openalex.org/W2013168034","https://openalex.org/W2017904468","https://openalex.org/W2029719094","https://openalex.org/W2049442756","https://openalex.org/W2075026597","https://openalex.org/W2080332495","https://openalex.org/W2085799812","https://openalex.org/W2116344741","https://openalex.org/W2116826022","https://openalex.org/W2136316949","https://openalex.org/W2138643307","https://openalex.org/W2147926533","https://openalex.org/W2155551886","https://openalex.org/W2158570242","https://openalex.org/W2160127232","https://openalex.org/W2510018652","https://openalex.org/W2530888356","https://openalex.org/W4232132130","https://openalex.org/W4254522599","https://openalex.org/W4256191563","https://openalex.org/W6627708365","https://openalex.org/W6633954485"],"related_works":["https://openalex.org/W2117595384","https://openalex.org/W2165959208","https://openalex.org/W2069271966","https://openalex.org/W2111789994","https://openalex.org/W2018763861","https://openalex.org/W2071973922","https://openalex.org/W2398854546","https://openalex.org/W1691732600","https://openalex.org/W2401165539","https://openalex.org/W2150958198"],"abstract_inverted_index":{"A":[0],"major":[1],"limitation":[2],"of":[3,42,62,91,110],"NAND":[4,33],"flash":[5,34],"memory":[6,67,103],"is":[7],"erase-before-program":[8],"characteristics.":[9],"It":[10],"incurs":[11],"write":[12,29,86],"amplification,":[13],"severely":[14],"degrading":[15],"system":[16],"performance":[17,138],"and":[18,59,121],"endurance.":[19],"Previous":[20],"works":[21],"reveal":[22],"that":[23,129],"metadata":[24,43,75],"update":[25,44],"substantially":[26,116],"contributes":[27],"to":[28,72,84,100,136,146],"amplification":[30],"in":[31,45,79],"object-based":[32],"device":[35],"(ONFD).":[36],"To":[37],"further":[38],"reduce":[39,85,117],"the":[40,56,63,130,147],"overhead":[41,120],"ONFD,":[46],"we":[47,93],"propose":[48,94],"a":[49,80,95],"hybrid":[50,96],"buffer":[51,83,97],"scheme":[52],"(HBS)":[53],"by":[54,107],"utilizing":[55],"lower":[57],"latency":[58],"byte-addressable":[60],"characteristics":[61],"promising":[64],"emerging":[65],"non-volatile":[66],"STT-RAM.":[68],"Our":[69],"HBS":[70,113],"proposes":[71],"store":[73],"ONFD":[74],"with":[76,140],"highest":[77],"cost":[78],"complement":[81],"STT-RAM":[82],"amplification.":[87],"Considering":[88],"limited":[89],"size":[90],"STT-RAM,":[92,111],"management":[98],"technique":[99],"maximize":[101],"effective":[102],"utilization.":[104],"In":[105],"addition,":[106],"leveraging":[108],"non-volatility":[109],"our":[112],"can":[114,133],"also":[115],"data":[118],"recovery":[119],"complexity":[122],"upon":[123],"power":[124],"failure.":[125],"Experiment":[126],"results":[127],"show":[128],"proposed":[131],"design":[132],"achieve":[134],"up":[135],"15%":[137],"improvement":[139],"average":[141],"34%":[142],"endurance":[143],"extension":[144],"compared":[145],"state-of-the-art":[148],"works.":[149]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}