{"id":"https://openalex.org/W2588897393","doi":"https://doi.org/10.1109/aspdac.2017.7858368","title":"Parasitic-aware GP-based many-objective sizing methodology for analog and RF integrated circuits","display_name":"Parasitic-aware GP-based many-objective sizing methodology for analog and RF integrated circuits","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2588897393","doi":"https://doi.org/10.1109/aspdac.2017.7858368","mag":"2588897393"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2017.7858368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009347758","display_name":"Tuotian Liao","orcid":"https://orcid.org/0000-0003-0294-6804"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tuotian Liao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"475","last_page":"480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8240293264389038},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6937347650527954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6733718514442444},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6443986296653748},{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.5928657054901123},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5849219560623169},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.582350492477417},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5499137043952942},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.48078054189682007},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46333447098731995},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4225337505340576},{"id":"https://openalex.org/keywords/convex-optimization","display_name":"Convex optimization","score":0.4133286774158478},{"id":"https://openalex.org/keywords/regular-polygon","display_name":"Regular polygon","score":0.3866558074951172},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3440004587173462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.205243319272995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19599080085754395},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12854424118995667},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1073426902294159},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.0871971845626831}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8240293264389038},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6937347650527954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6733718514442444},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6443986296653748},{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.5928657054901123},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5849219560623169},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.582350492477417},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5499137043952942},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.48078054189682007},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46333447098731995},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4225337505340576},{"id":"https://openalex.org/C157972887","wikidata":"https://www.wikidata.org/wiki/Q463359","display_name":"Convex optimization","level":3,"score":0.4133286774158478},{"id":"https://openalex.org/C112680207","wikidata":"https://www.wikidata.org/wiki/Q714886","display_name":"Regular polygon","level":2,"score":0.3866558074951172},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3440004587173462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.205243319272995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19599080085754395},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12854424118995667},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1073426902294159},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0871971845626831},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2017.7858368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322835","display_name":"Ministry of Economic Affairs","ror":"https://ror.org/042ge0913"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W22126472","https://openalex.org/W304026244","https://openalex.org/W1831130662","https://openalex.org/W2018790177","https://openalex.org/W2022485595","https://openalex.org/W2032888474","https://openalex.org/W2048868727","https://openalex.org/W2067544246","https://openalex.org/W2091112914","https://openalex.org/W2106476087","https://openalex.org/W2111776955","https://openalex.org/W2143381319","https://openalex.org/W2145243238","https://openalex.org/W2149029467","https://openalex.org/W2165207011","https://openalex.org/W3141814318","https://openalex.org/W6600849004","https://openalex.org/W6638598875"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2125819445","https://openalex.org/W2588897393"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"efficient":[4],"parasitic-aware":[5],"geometric":[6],"programming":[7],"and":[8,26,42,60],"many-objective":[9],"evolution":[10],"algorithm":[11],"based":[12],"two":[13],"-":[14],"phase":[15],"hybrid":[16],"sizing":[17],"methodology":[18],"is":[19],"presented.":[20],"It":[21],"considers":[22],"circuit":[23],"performance":[24],"constraints":[25],"layout":[27],"parasitics":[28],"simultaneously":[29],"within":[30],"a":[31],"concurrent":[32],"process":[33],"by":[34],"using":[35],"convex":[36],"optimization":[37],"in":[38,46,63],"the":[39,47],"first":[40],"phase,":[41],"knowledge-driven":[43],"heuristic":[44],"refinement":[45],"second":[48],"phase.":[49],"The":[50],"proposed":[51],"method":[52],"has":[53],"been":[54],"used":[55],"to":[56],"optimize":[57],"several":[58],"analog":[59],"RF":[61],"circuits":[62],"different":[64],"CMOS":[65],"technologies":[66],"with":[67],"high":[68],"efficacy":[69],"demonstrated.":[70]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":8}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}