{"id":"https://openalex.org/W2588109077","doi":"https://doi.org/10.1109/aspdac.2017.7858308","title":"Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures","display_name":"Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2588109077","doi":"https://doi.org/10.1109/aspdac.2017.7858308","mag":"2588109077"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2017.7858308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006643857","display_name":"Satyajit Das","orcid":null},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["FR","IT"],"is_corresponding":false,"raw_author_name":"Satyajit Das","raw_affiliation_strings":["Department of Electrical Electronic and Information Engineering, University of Bologna, Italy","Univ. Bretagne-Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Electronic and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Univ. Bretagne-Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055986991","display_name":"K\u00e9vin Martin","orcid":"https://orcid.org/0000-0002-8122-1192"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Kevin J. M. Martin","raw_affiliation_strings":["Univ. Bretagne-Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Bretagne-Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004215191","display_name":"Philippe Coussy","orcid":"https://orcid.org/0000-0002-7222-5271"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Coussy","raw_affiliation_strings":["Univ. Bretagne-Sud, Lorient, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. Bretagne-Sud, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Department of Electrical Electronic and Information Engineering, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Electronic and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Department of Electrical Electronic and Information Engineering, University of Bologna, Italy","ETH, Integrated Systems Laboratory, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Electronic and Information Engineering, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ETH, Integrated Systems Laboratory, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3417,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.80970149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"127","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7899466753005981},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.7239524126052856},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.49717167019844055},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4706118702888489},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.46335744857788086},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.45718806982040405},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4545208811759949},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4193941354751587},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.41413506865501404},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4102393388748169},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39530104398727417},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.27937036752700806},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.19005060195922852},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.144182026386261},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09731361269950867}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7899466753005981},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.7239524126052856},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.49717167019844055},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4706118702888489},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.46335744857788086},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.45718806982040405},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4545208811759949},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4193941354751587},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.41413506865501404},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4102393388748169},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39530104398727417},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.27937036752700806},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.19005060195922852},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.144182026386261},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09731361269950867},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2017.7858308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858308","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/583594","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/583594","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W201652765","https://openalex.org/W1964191474","https://openalex.org/W1968238550","https://openalex.org/W1994217509","https://openalex.org/W1997981962","https://openalex.org/W2003313945","https://openalex.org/W2009997678","https://openalex.org/W2025787141","https://openalex.org/W2047823179","https://openalex.org/W2060513832","https://openalex.org/W2084467531","https://openalex.org/W2084632596","https://openalex.org/W2098908185","https://openalex.org/W2172130134","https://openalex.org/W2296248975","https://openalex.org/W2418268010","https://openalex.org/W3145845767","https://openalex.org/W4250523893","https://openalex.org/W4256485690","https://openalex.org/W6662302268"],"related_works":["https://openalex.org/W2095925360","https://openalex.org/W1549956274","https://openalex.org/W4246377515","https://openalex.org/W2052160877","https://openalex.org/W2040778456","https://openalex.org/W2027700796","https://openalex.org/W2119238100","https://openalex.org/W2148473336","https://openalex.org/W4254236578","https://openalex.org/W2144344516"],"abstract_inverted_index":{"In":[0],"the":[1,21,67,84,150,157,174,177,185],"approaching":[2],"era":[3],"of":[4,69,152,160,167,176],"IoT,":[5],"flexible":[6],"and":[7,49,59,98,102,169,180,195],"low":[8],"power":[9],"accelerators":[10],"have":[11,30],"become":[12],"essential":[13],"to":[14,53,83,108,173,193,200,211],"meet":[15],"aggressive":[16],"energy":[17,33,165,197],"efficiency":[18,34],"targets.":[19],"During":[20],"last":[22],"few":[23],"decades,":[24],"Coarse":[25],"Grain":[26],"Reconfigurable":[27],"Arrays":[28],"(CGRA)":[29],"demonstrated":[31],"high":[32],"as":[35],"accelerators,":[36],"especially":[37],"for":[38,62,96,222],"high-performance":[39],"streaming":[40],"applications.":[41,226],"While":[42],"existing":[43],"CGRAs":[44,70],"mostly":[45],"rely":[46],"on":[47,214],"partial":[48,179],"full":[50,181],"predication":[51,161,182],"techniques":[52],"support":[54,61,95],"conditional":[55,99],"branches,":[56],"inefficient":[57],"architecture":[58,93,122],"mapping":[60,116,147],"handling":[63],"control":[64,136,207],"flow":[65,129,137,208],"limits":[66],"use":[68],"in":[71,117,156],"accelerating":[72],"either":[73],"only":[74],"inner":[75],"loop":[76],"bodies,":[77],"or":[78],"transformed":[79],"loops":[80],"specifically":[81],"adapted":[82],"target":[85],"CGRA.":[86],"This":[87],"paper":[88],"proposes":[89],"a":[90,103,126,140,215],"novel":[91],"CGRA":[92],"with":[94,125,134,205,209],"jump":[97,100],"instructions":[101],"lightweight":[104],"global":[105],"synchronization":[106],"mechanism":[107],"enable":[109],"complete":[110,127],"Control":[111],"Data":[112],"Flow":[113],"Graph":[114],"(CDFG)":[115],"an":[118,163,189,196],"ultra-low-power":[119],"environment.":[120],"The":[121,145],"is":[123],"coupled":[124],"design":[128],"that":[130],"efficiently":[131],"maps":[132],"applications":[133,204],"heavy":[135,206],"starting":[138],"from":[139],"generic":[141],"C":[142],"language":[143],"description.":[144],"proposed":[146,186],"approach":[148],"reduces":[149],"impact":[151],"wasteful":[153],"instruction":[154],"issues":[155],"conventional":[158],"approaches":[159],"providing":[162],"average":[164,190],"improvement":[166,198],"1.44\u00d7":[168],"1.6\u00d7":[170],"when":[171],"compared":[172],"state":[175],"art":[178],"techniques.":[183],"Moreover,":[184],"method":[187],"achieves":[188],"speed-up":[191],"up":[192,199],"21\u00d7":[194],"50.42\u00d7":[201],"while":[202],"executing":[203],"respect":[210],"sequential":[212],"execution":[213],"low-power":[216],"embedded":[217],"CPU,":[218],"demonstrating":[219],"its":[220],"suitability":[221],"next":[223],"generation":[224],"IoT":[225]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}