{"id":"https://openalex.org/W2588368824","doi":"https://doi.org/10.1109/aspdac.2017.7858299","title":"Tessellating memory space for parallel access","display_name":"Tessellating memory space for parallel access","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2588368824","doi":"https://doi.org/10.1109/aspdac.2017.7858299","mag":"2588368824"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2017.7858299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013235794","display_name":"J. P. Escobedo","orcid":"https://orcid.org/0000-0003-2413-7119"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Juan Escobedo","raw_affiliation_strings":["Department of Psychology, University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Psychology, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103089428","display_name":"Mingjie Lin","orcid":"https://orcid.org/0000-0002-8220-962X"},"institutions":[{"id":"https://openalex.org/I4210104143","display_name":"Advanced Telecommunications Research Institute International","ror":"https://ror.org/01pe1d703","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210104143"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mingjie Lin","raw_affiliation_strings":["Intelligent Robotics Communication Laboratories, ATR, Kyoto, Japan"],"affiliations":[{"raw_affiliation_string":"Intelligent Robotics Communication Laboratories, ATR, Kyoto, Japan","institution_ids":["https://openalex.org/I4210104143"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013235794"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":1.5772,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83700441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8314467668533325},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6672406196594238},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.588472306728363},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5616238713264465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.517663300037384},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5083996653556824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49784231185913086},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4665631353855133},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4108913242816925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3954578936100006},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33993545174598694},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12797275185585022}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8314467668533325},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6672406196594238},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.588472306728363},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5616238713264465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.517663300037384},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5083996653556824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49784231185913086},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4665631353855133},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4108913242816925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3954578936100006},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33993545174598694},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12797275185585022},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2017.7858299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2000031176","https://openalex.org/W2019259761","https://openalex.org/W2039974221","https://openalex.org/W2058625399","https://openalex.org/W2116015397","https://openalex.org/W2143230897","https://openalex.org/W2154755153","https://openalex.org/W2615029202"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W4313341326","https://openalex.org/W2025571570"],"abstract_inverted_index":{"Modern":[0],"reconfigurable":[1],"computing":[2],"chips,":[3],"such":[4],"as":[5],"FPGAs,":[6],"offer":[7],"an":[8],"unprecedented":[9],"opportunity":[10],"to":[11,24,36,88,106,112,175,183],"achieving":[12],"both":[13,64],"multifunctionality":[14],"and":[15,52,66,75,92,136,177],"real-time":[16],"responsiveness":[17],"for":[18,151],"memory-intensive":[19],"embedded":[20],"applications.":[21],"However,":[22],"how":[23],"cost-effectively":[25],"synthesize":[26],"application-specific":[27],"hardware":[28,65],"constructs":[29],"that":[30,55,148],"fully":[31],"exploit":[32],"memory-level":[33],"parallelism":[34],"remains":[35],"be":[37],"a":[38,47,97,126,130],"key":[39],"challenge.":[40],"To":[41,116],"address":[42],"this":[43],"problem,":[44],"we":[45,123,161],"propose":[46],"new":[48],"tessellation-based":[49,121],"memory":[50,60,90,170],"partitioning":[51,77],"mapping":[53],"scheme":[54],"aims":[56],"at":[57],"maximizing":[58],"parallel":[59],"accesses":[61],"while":[62],"conserving":[63],"energy":[67],"consumption.":[68],"Comparing":[69],"with":[70,114,129,158],"the":[71,83,137],"existing":[72],"linear":[73],"skewing":[74],"hyper-plane":[76],"methodologies,":[78],"our":[79,119],"proposed":[80,120],"technique":[81],"exploits":[82],"regularity":[84],"of":[85,167,173,179],"tessellation":[86],"patterns":[87],"assign":[89],"bank":[91],"calculate":[93],"intra-bank":[94],"offset":[95],"in":[96,164],"direct":[98],"geometric-based":[99],"manner,":[100],"therefore":[101],"not":[102],"only":[103],"quite":[104,110],"intuitive":[105],"comprehend,":[107],"but":[108],"also":[109],"straightforward":[111],"implement":[113],"hardware.":[115],"empirically":[117],"validate":[118],"methodology,":[122],"have":[124,146,162],"implemented":[125],"baseline":[127],"prototype":[128],"standard":[131],"Virtex":[132],"7":[133],"FPGA":[134],"device":[135],"Vivado":[138],"HLS":[139],"engine":[140],"from":[141,155],"Xilinx.":[142],"Our":[143],"experimental":[144],"results":[145],"shown":[147],"on":[149],"average":[150],"5":[152],"benchmark":[153],"applications":[154],"SPEC2006,":[156],"compared":[157],"state-of-art":[159],"methods,":[160],"improvements":[163],"clock":[165],"period":[166],"around":[168],"13%,":[169],"overhead":[171],"reduction":[172,178],"up":[174,182],"100%,":[176],"DSP":[180],"usage":[181],"100%.":[184]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}