{"id":"https://openalex.org/W2587895314","doi":"https://doi.org/10.1109/aspdac.2017.7858298","title":"Area-constrained technology mapping for in-memory computing using ReRAM devices","display_name":"Area-constrained technology mapping for in-memory computing using ReRAM devices","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2587895314","doi":"https://doi.org/10.1109/aspdac.2017.7858298","mag":"2587895314"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2017.7858298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074456876","display_name":"Debjyoti Bhattacharjee","orcid":"https://orcid.org/0000-0001-6561-8934"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Debjyoti Bhattacharjee","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054946593","display_name":"Arvind Easwaran","orcid":"https://orcid.org/0000-0002-9628-3847"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Arvind Easwaran","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anupam Chattopadhyay","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074456876"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.5768,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83837099,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8669580817222595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7136298418045044},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5018410682678223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3659334182739258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3434109687805176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25423312187194824},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10265916585922241},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0788426399230957}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8669580817222595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7136298418045044},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5018410682678223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3659334182739258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3434109687805176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25423312187194824},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10265916585922241},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0788426399230957},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2017.7858298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2017.7858298","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321026","display_name":"Ministry of Earth Sciences","ror":"https://ror.org/013cf5k59"},{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1977744424","https://openalex.org/W1994082062","https://openalex.org/W2004449536","https://openalex.org/W2057392949","https://openalex.org/W2061071837","https://openalex.org/W2064756415","https://openalex.org/W2067472652","https://openalex.org/W2074357625","https://openalex.org/W2122148191","https://openalex.org/W2140975144","https://openalex.org/W2268392721","https://openalex.org/W2286699138","https://openalex.org/W2345622364","https://openalex.org/W2433160560","https://openalex.org/W2538818567","https://openalex.org/W2593967274","https://openalex.org/W4231924340","https://openalex.org/W6728656975"],"related_works":["https://openalex.org/W2020622255","https://openalex.org/W2065076119","https://openalex.org/W2054635671","https://openalex.org/W4312727691","https://openalex.org/W2588373136","https://openalex.org/W2791102142","https://openalex.org/W2526337279","https://openalex.org/W2088897617","https://openalex.org/W2041519606","https://openalex.org/W4390224983"],"abstract_inverted_index":{"In-memory":[0],"computing":[1,57],"platforms,":[2],"such":[3],"as":[4,93,107,109],"Resistive":[5],"RAM":[6],"(ReRAM),":[7],"offer":[8],"natural":[9],"advantage":[10,31],"to":[11,21,112],"data-intensive":[12],"applications.":[13],"The":[14],"benefits":[15],"of":[16,75,82,89],"data":[17],"locality":[18],"and":[19,44,100],"capability":[20],"perform":[22],"native":[23],"Boolean":[24],"operations":[25],"is":[26],"exploited":[27],"for":[28,69],"significant":[29],"performance":[30],"in":[32,60],"multiple":[33],"contexts":[34],"ranging":[35],"across":[36],"neuromorphic":[37],"computing,":[38,41],"associative":[39],"memory-based":[40],"arithmetic":[42],"benchmarks":[43],"general-purpose":[45],"programmable":[46],"logic-in-memory":[47],"computing.":[48],"Despite":[49],"these":[50],"advances,":[51],"design":[52,123],"automation":[53],"tools":[54],"supporting":[55],"in-memory":[56],"are":[58],"still":[59],"a":[61],"nascent":[62],"phase.":[63],"In":[64],"this":[65],"work,":[66],"we":[67],"investigate":[68],"the":[70,73,87],"first":[71],"time,":[72],"problem":[74,88],"minimizing":[76],"delay":[77,91],"under":[78],"arbitrary":[79],"area":[80],"constraint":[81],"ReRAM":[83],"devices.":[84],"We":[85],"formulate":[86],"area-constrained":[90],"minimization":[92],"an":[94],"Integer":[95],"Linear":[96],"Programming":[97],"(ILP)":[98],"formulation":[99],"further":[101],"propose":[102],"heuristics":[103],"that":[104],"offers":[105],"scalability":[106],"well":[108],"solution":[110],"close":[111],"optimal":[113],"performance.":[114],"Area-constrained":[115],"mapping":[116],"technology":[117],"mappings":[118],"enables":[119],"unlocking":[120],"significantly":[121],"large":[122],"space":[124],"trade-offs.":[125]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}