{"id":"https://openalex.org/W2293426816","doi":"https://doi.org/10.1109/aspdac.2016.7428086","title":"Netlist reverse engineering for high-level functionality reconstruction","display_name":"Netlist reverse engineering for high-level functionality reconstruction","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2293426816","doi":"https://doi.org/10.1109/aspdac.2016.7428086","mag":"2293426816"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2015/4507","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020816244","display_name":"Travis Meade","orcid":"https://orcid.org/0009-0000-1001-4789"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Travis Meade","raw_affiliation_strings":["Department of Computer Science, University of Central, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central, Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768909","display_name":"Shaojie Zhang","orcid":"https://orcid.org/0000-0002-4051-5549"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaojie Zhang","raw_affiliation_strings":["Department of Computer Science, University of Central, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Central, Florida","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017464942","display_name":"Yier Jin","orcid":"https://orcid.org/0000-0002-8791-0597"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yier Jin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Central, Florida"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Central, Florida","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020816244"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":6.4208,"has_fulltext":false,"cited_by_count":83,"citation_normalized_percentile":{"value":0.96977721,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"655","last_page":"660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9920350313186646},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.8392188549041748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6980510950088501},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5092934370040894},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4866198003292084},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48370009660720825},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4569966197013855},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4428374469280243},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4213353395462036},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4150847792625427},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3830292224884033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3677874803543091},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35907745361328125},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3414062261581421},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22292721271514893},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1258639097213745}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9920350313186646},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.8392188549041748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6980510950088501},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5092934370040894},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4866198003292084},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48370009660720825},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4569966197013855},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4428374469280243},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4213353395462036},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4150847792625427},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3830292224884033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3677874803543091},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35907745361328125},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3414062261581421},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22292721271514893},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1258639097213745},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2016.7428086","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428086","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-5506","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/4507","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2015-5506","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2015/4507","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2015-2019","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1561107763","https://openalex.org/W2010526659","https://openalex.org/W2026182761","https://openalex.org/W2045818632","https://openalex.org/W2050351395","https://openalex.org/W2054362794","https://openalex.org/W2068118521","https://openalex.org/W2074741789","https://openalex.org/W2091656296","https://openalex.org/W2099836087","https://openalex.org/W2108185518","https://openalex.org/W2121667970","https://openalex.org/W2122509673","https://openalex.org/W2123594341","https://openalex.org/W2123905227","https://openalex.org/W2131570398","https://openalex.org/W2135455660","https://openalex.org/W2139171217","https://openalex.org/W2150928734","https://openalex.org/W2155843186","https://openalex.org/W4230252678","https://openalex.org/W4236423066","https://openalex.org/W4237770726","https://openalex.org/W6682184091"],"related_works":["https://openalex.org/W2293426816","https://openalex.org/W2750884072","https://openalex.org/W3202403423","https://openalex.org/W2123076670","https://openalex.org/W2126475478","https://openalex.org/W2993028905","https://openalex.org/W2543290882","https://openalex.org/W2157878629","https://openalex.org/W2326620043","https://openalex.org/W2024133544"],"abstract_inverted_index":{"In":[0],"a":[1,45,58,66,99],"modern":[2],"IC":[3],"design":[4],"flow,":[5],"from":[6,65,78,98],"specification":[7],"development":[8],"to":[9,23],"chip":[10,108],"fabrication,":[11],"various":[12],"security":[13],"threats":[14],"are":[15,20,36],"emergent.":[16],"Of":[17],"particular":[18],"concern":[19],"modifications":[21],"made":[22],"third-party":[24],"IP":[25],"cores":[26],"and":[27],"commercial":[28],"off-the-shelf":[29],"(COTS)":[30],"chips":[31],"where":[32],"no":[33],"golden":[34],"models":[35],"available":[37],"for":[38],"comparisons.":[39],"Toward":[40],"this":[41],"direction,":[42],"we":[43],"develop":[44],"tool,":[46],"named":[47],"Reverse":[48],"Engineering":[49],"Finite":[50],"State":[51],"Machine":[52],"(REFSM),":[53],"that":[54,71,89],"helps":[55],"end-users":[56],"reconstruct":[57],"high-level":[59],"description":[60],"of":[61,83,122],"the":[62,90,113,120],"control":[63,76],"logic":[64,77,97],"flattened":[67,100],"netlist.":[68,104],"We":[69],"demonstrate":[70],"REFSM":[72,115],"effectively":[73],"recovers":[74],"circuit":[75],"netlists":[79],"with":[80,107],"varying":[81],"degrees":[82],"complexity.":[84],"Experimental":[85],"results":[86],"also":[87],"showed":[88],"developed":[91,114],"tool":[92,116],"can":[93,117],"easily":[94],"identify":[95],"malicious":[96],"(or":[101],"even":[102],"obfuscated)":[103],"If":[105],"combined":[106],"level":[109],"reverse":[110],"engineering":[111],"techniques,":[112],"help":[118],"detect":[119],"insertion":[121],"hardware":[123],"Trojans":[124],"in":[125],"fabricated":[126],"circuits.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}