{"id":"https://openalex.org/W2294280833","doi":"https://doi.org/10.1109/aspdac.2016.7428066","title":"Multi-valued Arbiters for quality enhancement of PUF responses on FPGA implementation","display_name":"Multi-valued Arbiters for quality enhancement of PUF responses on FPGA implementation","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2294280833","doi":"https://doi.org/10.1109/aspdac.2016.7428066","mag":"2294280833"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030450394","display_name":"Siarhei S. Zalivaka","orcid":"https://orcid.org/0000-0002-8389-389X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Siarhei S. Zalivaka","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018877785","display_name":"A. V. Puchkov","orcid":null},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Alexander V. Puchkov","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062755317","display_name":"Vladimir P. Klybik","orcid":null},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Vladimir P. Klybik","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017887905","display_name":"\u0410. \u0410. \u0418\u0432\u0430\u043d\u044e\u043a","orcid":"https://orcid.org/0000-0002-6541-7742"},"institutions":[{"id":"https://openalex.org/I7452641","display_name":"Belarusian State University of Informatics and Radioelectronics","ror":"https://ror.org/02sehzp52","country_code":"BY","type":"education","lineage":["https://openalex.org/I7452641"]}],"countries":["BY"],"is_corresponding":false,"raw_author_name":"Alexander A. Ivaniuk","raw_affiliation_strings":["Belarusian State University of Informatics and Radioelectronics, Belarus"],"affiliations":[{"raw_affiliation_string":"Belarusian State University of Informatics and Radioelectronics, Belarus","institution_ids":["https://openalex.org/I7452641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030450394"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":5.3607,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.9596577,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"533","last_page":"538"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9803000092506409,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.9935281872749329},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6041263937950134},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5483655333518982},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5257340669631958},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45420098304748535},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.44711488485336304},{"id":"https://openalex.org/keywords/uniqueness","display_name":"Uniqueness","score":0.4357563853263855},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3590970039367676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35904762148857117},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.340046763420105},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2974863052368164},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22264879941940308},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1283024549484253},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09093537926673889}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.9935281872749329},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6041263937950134},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5483655333518982},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5257340669631958},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45420098304748535},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.44711488485336304},{"id":"https://openalex.org/C2777021972","wikidata":"https://www.wikidata.org/wiki/Q22976830","display_name":"Uniqueness","level":2,"score":0.4357563853263855},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3590970039367676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35904762148857117},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.340046763420105},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2974863052368164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22264879941940308},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1283024549484253},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09093537926673889},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2016.7428066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:libeldoc.bsuir.by:123456789/10296","is_oa":false,"landing_page_url":"https://libeldoc.bsuir.by/handle/123456789/10296","pdf_url":null,"source":{"id":"https://openalex.org/S4406923062","display_name":"\u0420\u0435\u043f\u043e\u0437\u0438\u0442\u043e\u0440\u0438\u0439 \u0411\u0413\u0423\u0418\u0420 (BSUIR Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W18598421","https://openalex.org/W42545666","https://openalex.org/W1473150265","https://openalex.org/W1517403092","https://openalex.org/W1922829621","https://openalex.org/W1980497723","https://openalex.org/W2000171858","https://openalex.org/W2057519660","https://openalex.org/W2104401100","https://openalex.org/W2141757723","https://openalex.org/W2151759197","https://openalex.org/W2165642710","https://openalex.org/W2169298199","https://openalex.org/W2229908198","https://openalex.org/W2785506110","https://openalex.org/W6601734997","https://openalex.org/W6684929277","https://openalex.org/W6689475862","https://openalex.org/W6825343983"],"related_works":["https://openalex.org/W4386278306","https://openalex.org/W4375857400","https://openalex.org/W4288102672","https://openalex.org/W4386215421","https://openalex.org/W2789961440","https://openalex.org/W2582407527","https://openalex.org/W2793303626","https://openalex.org/W4392606204","https://openalex.org/W2905275340","https://openalex.org/W3043307929"],"abstract_inverted_index":{"One":[0],"main":[1],"problem":[2],"encountered":[3],"in":[4,69],"the":[5,16,21,39,53,70,77,88,100,106,112,128,133,138,144,165],"FPGA":[6,171],"implementation":[7],"of":[8,23,41,55,67,83,105,127,137,157,162,167],"Arbiter":[9],"based":[10,51],"Physical":[11],"Unclonable":[12],"Function":[13],"(A-PUF)":[14],"is":[15],"response":[17,42],"instability":[18],"caused":[19],"by":[20,99],"metastability":[22],"delay":[24],"flip-flop.":[25],"This":[26],"paper":[27],"presents":[28],"a":[29,45,57,117,155,160,168],"new":[30],"multi-arbiter":[31,49],"approach":[32],"to":[33,37,44,75,111,125,131],"extract":[34],"more":[35],"entropy":[36],"extend":[38],"number":[40],"bits":[43],"single":[46],"challenge.":[47],"New":[48],"schemes":[50],"on":[52],"insertion":[54],"either":[56],"four-flip-flop":[58],"arbiter":[59,63,89],"or":[60],"SR":[61],"latch":[62],"after":[64],"each":[65],"pair":[66],"multiplexers":[68],"configurable":[71],"paths":[72],"are":[73,97],"proposed":[74,145],"detect":[76],"metastable":[78,95,113],"state":[79,120],"when":[80],"two":[81],"copies":[82],"test":[84],"pulse":[85],"arrive":[86],"at":[87,164],"inputs":[90],"almost":[91],"simultaneously.":[92],"The":[93,108],"detected":[94],"states":[96,114,130],"distinguishable":[98],"encoded":[101],"multiple":[102],"valued":[103],"outputs":[104],"arbiter.":[107],"codes":[109],"corresponding":[110],"collectively":[115],"form":[116],"deterministic":[118],"ternary":[119],"that":[121,143],"can":[122,147],"be":[123],"recoded":[124],"one":[126],"stable":[129],"improve":[132],"uniqueness":[134,156],"and":[135,150,159],"reliability":[136,161],"PUF.":[139],"Our":[140],"analysis":[141],"shows":[142],"design":[146],"generate":[148],"robust":[149],"reliable":[151],"challenge-response":[152],"pairs":[153],"with":[154],"0.4982":[158],"0.9985":[163],"expense":[166],"relatively":[169],"small":[170],"resource":[172],"overhead.":[173]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}