{"id":"https://openalex.org/W2294938759","doi":"https://doi.org/10.1109/aspdac.2016.7428042","title":"Ordered Escape routing for grid pin array based on Min-cost Multi-commodity Flow","display_name":"Ordered Escape routing for grid pin array based on Min-cost Multi-commodity Flow","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2294938759","doi":"https://doi.org/10.1109/aspdac.2016.7428042","mag":"2294938759"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052133484","display_name":"Fengxian Jiao","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fengxian Jiao","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110234701","display_name":"Sheqin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheqin Dong","raw_affiliation_strings":["Department of Computer Science & Technology, Tsinghua University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Technology, Tsinghua University","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052133484"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.54653641,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"384","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.984000027179718,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7985998392105103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6571588516235352},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.5705682635307312},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5461434721946716},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.5202985405921936},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5113479495048523},{"id":"https://openalex.org/keywords/flow-network","display_name":"Flow network","score":0.47363439202308655},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.41854560375213623},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3918212950229645},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2009575366973877},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13718441128730774}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7985998392105103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6571588516235352},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.5705682635307312},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5461434721946716},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.5202985405921936},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5113479495048523},{"id":"https://openalex.org/C114809511","wikidata":"https://www.wikidata.org/wiki/Q1412924","display_name":"Flow network","level":2,"score":0.47363439202308655},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.41854560375213623},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3918212950229645},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2009575366973877},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13718441128730774},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977545325","https://openalex.org/W2029051066","https://openalex.org/W2031689488","https://openalex.org/W2075431180","https://openalex.org/W2098408204","https://openalex.org/W2110847218","https://openalex.org/W2143764757","https://openalex.org/W2147776496","https://openalex.org/W3147633784","https://openalex.org/W4242458873","https://openalex.org/W4250275124","https://openalex.org/W6674663275"],"related_works":["https://openalex.org/W2075067217","https://openalex.org/W4254709952","https://openalex.org/W2026034687","https://openalex.org/W1687060458","https://openalex.org/W1976154696","https://openalex.org/W2353466952","https://openalex.org/W2609535666","https://openalex.org/W4240977383","https://openalex.org/W4256116802","https://openalex.org/W4235738893"],"abstract_inverted_index":{"Ordered":[0],"Escape":[1],"routing":[2,52],"is":[3,24,38,46],"a":[4,18,42,109],"critical":[5],"issue":[6],"in":[7,123],"high-speed":[8],"PCB":[9],"routing.":[10,31],"In":[11],"this":[12],"paper,":[13],"for":[14,99],"the":[15,28,58,80,85,101],"first":[16],"time,":[17],"Min-cost":[19],"Multi-commodity":[20],"Flow":[21],"(MMCF)":[22],"approach":[23],"proposed":[25],"to":[26,48,53,78,84,117],"solve":[27],"ordered":[29,50,61],"escape":[30,51,62],"The":[32,104],"characteristic":[33],"of":[34,60],"grid":[35],"pin":[36],"array":[37],"analyzed":[39],"and":[40,73,112,127],"then":[41],"basic":[43,81],"network":[44,82],"model":[45,83],"used":[47,77],"convert":[49,79],"MMCF":[54,88],"model.":[55,89],"To":[56],"satisfy":[57],"constraints":[59],"routing,":[63],"three":[64],"novel":[65],"transformations,":[66],"such":[67],"as":[68],"non-crossing":[69],"transformation,":[70,75],"ordering":[71],"transformation":[72],"capacity":[74],"are":[76],"final":[86],"correct":[87],"Experimental":[90],"results":[91],"show":[92],"that":[93],"our":[94,120],"method":[95,105,121],"achieves":[96],"100%":[97],"routability":[98],"all":[100],"test":[102],"cases.":[103],"can":[106],"get":[107],"both":[108,124],"feasible":[110],"solution":[111],"an":[113],"optimal":[114],"solution.":[115],"Compared":[116],"published":[118],"approaches,":[119],"improves":[122],"wire":[125],"length":[126],"CPU":[128],"time":[129],"remarkably.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}