{"id":"https://openalex.org/W2296653924","doi":"https://doi.org/10.1109/aspdac.2016.7428015","title":"Clock buffer polarity assignment utilizing useful clock skews for power noise reduction","display_name":"Clock buffer polarity assignment utilizing useful clock skews for power noise reduction","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2296653924","doi":"https://doi.org/10.1109/aspdac.2016.7428015","mag":"2296653924"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079453526","display_name":"Deokjin Joo","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Deokjin Joo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101736516","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0003-2376-4970"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079453526"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63554072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"226","last_page":"231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8158607482910156},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7722313404083252},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7082823514938354},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6776554584503174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6376913785934448},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6355578303337097},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6082862019538879},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5189923644065857},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.477273166179657},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4637399911880493},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35706186294555664},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.33349645137786865},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3327364921569824},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.327176034450531},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.20348066091537476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17794588208198547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08163297176361084}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8158607482910156},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7722313404083252},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7082823514938354},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6776554584503174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6376913785934448},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6355578303337097},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6082862019538879},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5189923644065857},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.477273166179657},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4637399911880493},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35706186294555664},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.33349645137786865},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3327364921569824},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.327176034450531},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.20348066091537476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17794588208198547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08163297176361084},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1978169009","https://openalex.org/W1981732673","https://openalex.org/W1983191527","https://openalex.org/W2011778848","https://openalex.org/W2014328192","https://openalex.org/W2036588316","https://openalex.org/W2040851129","https://openalex.org/W2056390536","https://openalex.org/W2069387786","https://openalex.org/W2082603400","https://openalex.org/W2101929352","https://openalex.org/W2127588614","https://openalex.org/W2136328167","https://openalex.org/W2144232914","https://openalex.org/W2149402992","https://openalex.org/W2155030922","https://openalex.org/W2155621287","https://openalex.org/W2620102549","https://openalex.org/W4229745658","https://openalex.org/W6680337182","https://openalex.org/W6681230220","https://openalex.org/W6682727965"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W3006003651","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2174922170","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766"],"abstract_inverted_index":{"Clock":[0],"trees,":[1],"which":[2,25],"deliver":[3],"the":[4,12,18,30,47,56,68,90,97,131,140],"clock":[5,9,38,48,69,124],"signal":[6],"to":[7,45,55,88,129],"every":[8],"sink":[10],"in":[11],"whole":[13],"system,":[14],"are":[15],"one":[16,28],"of":[17,29,34,99,139],"most":[19,31],"active":[20],"components":[21],"on":[22],"a":[23,80],"chip":[24],"makes":[26],"them":[27],"dominant":[32],"sources":[33],"noise.":[35],"While":[36],"many":[37],"polarity":[39],"assignment":[40],"(PA)":[41],"techniques":[42],"were":[43],"proposed":[44,123],"mitigate":[46],"noise,":[49],"no":[50],"attention":[51],"has":[52],"been":[53],"paid":[54],"PA":[57,70,107,125],"under":[58,72,108],"useful":[59,73],"skew":[60,74,143],"constraints.":[61],"In":[62,93],"this":[63],"work,":[64],"we":[65,95],"show":[66],"that":[67,121,138],"problem":[71,91],"constraints":[75],"is":[76,119,127],"intractable":[77],"and":[78,82],"propose":[79],"comprehensive":[81],"scalable":[83],"clique":[84],"search":[85],"based":[86],"algorithm":[87,126],"solve":[89],"effectively.":[92],"addition,":[94],"demonstrate":[96],"applicability":[98],"our":[100,122],"solution":[101],"by":[102,134],"effectively":[103],"extending":[104],"it":[105,118],"for":[106],"delay":[109],"variation":[110],"environment.":[111],"Through":[112],"experiments":[113],"with":[114],"ISPD'10":[115],"benchmark":[116],"circuits,":[117],"shown":[120],"able":[128],"reduce":[130],"peak":[132],"noise":[133],"10.9%":[135],"further":[136],"over":[137],"conventional":[141],"global":[142],"bound":[144],"constrained":[145],"PA.":[146]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}