{"id":"https://openalex.org/W2295152465","doi":"https://doi.org/10.1109/aspdac.2016.7428014","title":"Designing high-quality hardware on a development effort budget: A study of the current state of high-level synthesis","display_name":"Designing high-quality hardware on a development effort budget: A study of the current state of high-level synthesis","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2295152465","doi":"https://doi.org/10.1109/aspdac.2016.7428014","mag":"2295152465"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053513134","display_name":"Zelei Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Zelei Sun","raw_affiliation_strings":["School of Electrical and Information Engineering, University of Sydney"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, University of Sydney","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041491379","display_name":"Keith A. Campbell","orcid":"https://orcid.org/0000-0002-3610-5256"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Keith Campbell","raw_affiliation_strings":["School of Electrical and Information Engineering, University of Sydney"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, University of Sydney","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004260686","display_name":"Wei Zuo","orcid":"https://orcid.org/0000-0002-1760-4009"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei Zuo","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090843153","display_name":"Kyle Rupnow","orcid":"https://orcid.org/0000-0003-2908-2225"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kyle Rupnow","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026163196","display_name":"Swathi Gurumani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Swathi Gurumani","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084109370","display_name":"Fr\u00e9d\u00e9ric Doucet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frederic Doucet","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Information Trust Institute"],"affiliations":[{"raw_affiliation_string":"Information Trust Institute","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5053513134"],"corresponding_institution_ids":["https://openalex.org/I129604602"],"apc_list":null,"apc_paid":null,"fwci":1.2613,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77045326,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8083414435386658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7537956237792969},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7487832903862},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5819814205169678},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5567507147789001},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5240141153335571},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.502753496170044},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49840784072875977},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4569433629512787},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.43838950991630554},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4000764489173889},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.282970130443573},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26893243193626404},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20504271984100342}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8083414435386658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7537956237792969},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7487832903862},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5819814205169678},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5567507147789001},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5240141153335571},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.502753496170044},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49840784072875977},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4569433629512787},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.43838950991630554},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4000764489173889},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.282970130443573},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26893243193626404},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20504271984100342},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428014","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428014","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1492380776","https://openalex.org/W1567363020","https://openalex.org/W1604677972","https://openalex.org/W2004513455","https://openalex.org/W2015332951","https://openalex.org/W2031135506","https://openalex.org/W2039920015","https://openalex.org/W2062271532","https://openalex.org/W2094998159","https://openalex.org/W2115572397","https://openalex.org/W2147088458","https://openalex.org/W2482246557","https://openalex.org/W2917583897","https://openalex.org/W4241824853","https://openalex.org/W4247461773","https://openalex.org/W6660295455"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W3206586607","https://openalex.org/W2802530065","https://openalex.org/W1550409889","https://openalex.org/W1603163876"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"promises":[3],"high-quality":[4,78],"hardware":[5,79],"with":[6,80],"minimal":[7,81],"development":[8,82],"effort.":[9,83],"In":[10],"this":[11],"paper,":[12],"we":[13,66,85],"evaluate":[14],"the":[15,95],"current":[16,96],"state-of-the-art":[17,97],"in":[18,56,72,98],"HLS":[19],"and":[20,27,43,58,89],"design":[21],"techniques":[22],"based":[23,60],"on":[24,61],"software":[25,33],"references":[26],"architecture":[28,45],"references.":[29],"We":[30],"present":[31],"a":[32,37,62],"reference":[34,46],"study":[35,47],"developing":[36,48],"JPEG":[38],"encoder":[39],"from":[40,54],"pre-existing":[41],"software,":[42],"an":[44,49],"AES":[50],"block":[51],"encryption":[52],"module":[53],"scratch":[55],"SystemC":[57],"SystemVerilog":[59],"desired":[63],"architecture.":[64],"Additionally,":[65],"develop":[67],"micro-benchmarks":[68],"to":[69,92],"demonstrate":[70],"best-practices":[71],"C":[73],"coding":[74],"styles":[75],"that":[76],"produce":[77],"Finally,":[84],"suggest":[86],"language,":[87],"tool,":[88],"methodology":[90],"improvements":[91],"improve":[93],"upon":[94],"HLS.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}