{"id":"https://openalex.org/W2296236528","doi":"https://doi.org/10.1109/aspdac.2016.7428012","title":"High-level synthesis of accelerators in embedded scalable platforms","display_name":"High-level synthesis of accelerators in embedded scalable platforms","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2296236528","doi":"https://doi.org/10.1109/aspdac.2016.7428012","mag":"2296236528"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086890914","display_name":"Paolo Mantovani","orcid":"https://orcid.org/0000-0002-1901-8732"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079644832","display_name":"Giuseppe Di Guglielmo","orcid":"https://orcid.org/0000-0002-5749-1432"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Giuseppe Di Guglielmo","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Department of Computer Science, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086890914"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":4.8315,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.95071134,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"204","last_page":"211"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7655888795852661},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7274824380874634},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7058319449424744},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6594209671020508},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6454700231552124},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5882930755615234},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5794203877449036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5723453760147095},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5191358923912048},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5028864741325378},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.45785555243492126},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23259225487709045},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15750285983085632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12898480892181396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7655888795852661},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7274824380874634},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7058319449424744},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6594209671020508},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6454700231552124},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5882930755615234},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5794203877449036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5723453760147095},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5191358923912048},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5028864741325378},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.45785555243492126},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23259225487709045},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15750285983085632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12898480892181396},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1509229256","https://openalex.org/W1926668751","https://openalex.org/W1947997869","https://openalex.org/W1969529818","https://openalex.org/W1982059624","https://openalex.org/W1982947349","https://openalex.org/W1983394510","https://openalex.org/W1997118198","https://openalex.org/W1999085092","https://openalex.org/W2006312753","https://openalex.org/W2016310205","https://openalex.org/W2019254738","https://openalex.org/W2020380328","https://openalex.org/W2043950804","https://openalex.org/W2046679083","https://openalex.org/W2065279889","https://openalex.org/W2094998159","https://openalex.org/W2102543317","https://openalex.org/W2111413831","https://openalex.org/W2126605998","https://openalex.org/W2128560305","https://openalex.org/W2130494464","https://openalex.org/W2133362840","https://openalex.org/W2145600257","https://openalex.org/W2153331583","https://openalex.org/W2160566592","https://openalex.org/W2163835931","https://openalex.org/W2166029537","https://openalex.org/W2169065640","https://openalex.org/W2170909854","https://openalex.org/W2171318521","https://openalex.org/W2187230075","https://openalex.org/W2249223945","https://openalex.org/W2253587711","https://openalex.org/W3146054601","https://openalex.org/W4236433846","https://openalex.org/W4240845158","https://openalex.org/W4243899494","https://openalex.org/W4252622709","https://openalex.org/W6651700774","https://openalex.org/W6655230987","https://openalex.org/W6662051672","https://openalex.org/W6679908058"],"related_works":["https://openalex.org/W2042762783","https://openalex.org/W2269990635","https://openalex.org/W2548514518","https://openalex.org/W3146054601","https://openalex.org/W2059569687","https://openalex.org/W2064115172","https://openalex.org/W2126751824","https://openalex.org/W2046679083","https://openalex.org/W3151908233","https://openalex.org/W2146527276"],"abstract_inverted_index":{"Embedded":[0],"scalable":[1],"platforms":[2],"combine":[3],"a":[4,14,73,80,86,94],"flexible":[5],"socketed":[6],"architecture":[7,20],"for":[8],"heterogeneous":[9,43],"system-on-chip":[10],"(SoC)":[11],"design":[12,17,58,76,91],"and":[13,39,60,93],"companion":[15],"system-level":[16],"methodology.":[18],"The":[19,33],"supports":[21],"the":[22,36,42,46,52,57,64],"rapid":[23],"integration":[24],"of":[25,41,54,66,77,89],"processor":[26],"cores":[27],"with":[28,79],"many":[29,99],"specialized":[30],"hardware":[31],"accelerators.":[32],"methodology":[34],"simplifies":[35],"design,":[37],"integration,":[38],"programming":[40],"components":[44],"in":[45,56,63],"SoC.":[47],"In":[48],"particular,":[49],"it":[50],"raises":[51],"level":[53],"abstraction":[55],"process":[59],"guides":[61],"designers":[62],"application":[65],"high-level":[67],"synthesis":[68],"(HLS)":[69],"tools.":[70],"HLS":[71],"enables":[72],"more":[74,95],"efficient":[75],"accelerators":[78],"focus":[81],"on":[82],"their":[83,90],"algorithmic":[84],"properties,":[85],"broader":[87],"exploration":[88],"space,":[92],"productive":[96],"reuse":[97],"across":[98],"different":[100],"SoC":[101],"projects.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}