{"id":"https://openalex.org/W2293147384","doi":"https://doi.org/10.1109/aspdac.2016.7428008","title":"Learning-based prediction of embedded memory timing failures during initial floorplan design","display_name":"Learning-based prediction of embedded memory timing failures during initial floorplan design","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2293147384","doi":"https://doi.org/10.1109/aspdac.2016.7428008","mag":"2293147384"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058532858","display_name":"Wei-Ting Jonas Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei-Ting J. Chan","raw_affiliation_strings":["ECE Departments, UC, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Departments, UC, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024304785","display_name":"Kun Young Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kun Young Chung","raw_affiliation_strings":["Samsung Electronics Co., Ltd., Hwaseong-si, Gyeonggi-do, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics Co., Ltd., Hwaseong-si, Gyeonggi-do, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["CSE Departments, UC, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE Departments, UC, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001248127","display_name":"Nancy D. MacDonald","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nancy D. MacDonald","raw_affiliation_strings":["ClariPhy Communications, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"ClariPhy Communications, Irvine, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101615907","display_name":"Siddhartha Nath","orcid":"https://orcid.org/0000-0002-4848-3385"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddhartha Nath","raw_affiliation_strings":["CSE Departments, UC, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE Departments, UC, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5058532858"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":3.784,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.93088208,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"178","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8845067620277405},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8080899715423584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6943469643592834},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5576204061508179},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4992828369140625},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.4992060661315918},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46074405312538147},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4508282542228699},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4377390146255493},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4330856204032898},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4052852988243103},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3501826524734497},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.24788746237754822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21938487887382507},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1684083640575409},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12689954042434692}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8845067620277405},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8080899715423584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6943469643592834},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5576204061508179},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4992828369140625},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.4992060661315918},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46074405312538147},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4508282542228699},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4377390146255493},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4330856204032898},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4052852988243103},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3501826524734497},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.24788746237754822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21938487887382507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1684083640575409},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12689954042434692},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428008","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428008","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W69709131","https://openalex.org/W658677875","https://openalex.org/W953607624","https://openalex.org/W1529100118","https://openalex.org/W1552061030","https://openalex.org/W1554944419","https://openalex.org/W1944814515","https://openalex.org/W1988538876","https://openalex.org/W2076469346","https://openalex.org/W2088576840","https://openalex.org/W2098463580","https://openalex.org/W2101095383","https://openalex.org/W2111491016","https://openalex.org/W2138737459","https://openalex.org/W2142408549","https://openalex.org/W2145073242","https://openalex.org/W2153635508","https://openalex.org/W2165120956","https://openalex.org/W2165190641","https://openalex.org/W2165594756","https://openalex.org/W2171033594","https://openalex.org/W2244235109","https://openalex.org/W2296026562","https://openalex.org/W3147222035","https://openalex.org/W4237839330","https://openalex.org/W6676609848","https://openalex.org/W6681651645"],"related_works":["https://openalex.org/W2350308400","https://openalex.org/W2030503305","https://openalex.org/W4380987687","https://openalex.org/W1985714852","https://openalex.org/W1962246972","https://openalex.org/W1974969681","https://openalex.org/W2060497355","https://openalex.org/W2133492470","https://openalex.org/W2994788014","https://openalex.org/W2136358791"],"abstract_inverted_index":{"Embedded":[0],"memories":[1,44,130,218],"are":[2,219,270],"critical":[3],"to":[4,111,154,215,225,252],"success":[5],"or":[6,157],"failure":[7,117],"of":[8,22,71,90,115,139,148,168,189,196,279,284,286],"complex":[9],"system-on-chip":[10],"(SoC)":[11],"products.":[12],"They":[13],"can":[14,212,245],"be":[15,213],"significant":[16],"yield":[17],"detractors":[18],"as":[19,95,97],"a":[20,108,155,165,194,287],"consequence":[21],"occupying":[23],"substantial":[24],"die":[25],"area,":[26],"creating":[27],"placement":[28],"and":[29,32,36,69,80,125,142,163,200,204,229,265,281],"routing":[30],"blockages,":[31],"having":[33],"stringent":[34],"Vccmin":[35],"power":[37],"integrity":[38],"requirements.":[39],"Achieving":[40],"timing-correctness":[41],"for":[42],"embedded":[43,91],"in":[45,99,182,206,238],"advanced":[46],"nodes":[47],"is":[48],"costly":[49],"(e.g.,":[50,60],"closing":[51],"the":[52,100,121,129,146,183,275],"design":[53,81,85],"at":[54],"multiple":[55,202],"(logic-memory)":[56],"cross-corners).":[57],"Further,":[58],"multiphysics":[59,250],"crosstalk,":[61],"IR,":[62],"etc.)":[63],"signoff":[64],"analyses":[65],"make":[66],"early":[67,96,113,161],"understanding":[68],"prediction":[70,89,114,191],"timing":[72,93,116,123],"(-correctness)":[73],"even":[74,158],"more":[75,272],"difficult.":[76],"With":[77],"long":[78,149],"tool":[79,151],"closure":[82],"subflow":[83],"runtimes,":[84],"teams":[86],"need":[87],"improved":[88],"memory":[92],"failures,":[94],"possible":[98],"implementation":[101,167,234],"flow.":[102],"In":[103],"this":[104],"work,":[105],"we":[106,244],"propose":[107],"learning-based":[109],"methodology":[110],"perform":[112],"risk":[118],"given":[119],"only":[120,261,295],"netlist,":[122,263],"constraints,":[124],"floorplan":[126,143,223,266],"context":[127],"(wherein":[128],"have":[131],"been":[132],"placed).":[133],"Our":[134,210,268],"contributions":[135],"include":[136],"(i)":[137],"identification":[138],"relevant":[140],"netlist":[141,297],"parameters,":[144],"(ii)":[145],"avoidance":[147],"P&R":[150,247],"runtimes":[152],"(up":[153],"week":[156],"more)":[159],"with":[160,170,175,201,249],"prediction,":[162],"(iii)":[164],"new":[166],"Boosting":[169],"Support":[171,289],"Vector":[172,290],"Machine":[173,291],"regression":[174],"focus":[176],"on":[177],"negative-slack":[178],"outcomes":[179],"through":[180],"weighting":[181],"model":[184,292],"construction.":[185],"We":[186],"validate":[187],"accuracy":[188],"our":[190],"models":[192],"across":[193],"range":[195],"\u201cmultiphysics\u201d":[197],"analysis":[198,251],"regimes,":[199],"designs":[203],"floorplans":[205],"28FDSOI":[207],"foundry":[208],"technology.":[209],"work":[211],"used":[214],"identify":[216],"which":[217],"\u201cat":[220],"risk\u201d,":[221],"guide":[222],"changes":[224],"reduce":[226],"predicted":[227],"\u201crisk\u201d,":[228],"help":[230],"refine":[231],"underlying":[232],"SoC":[233],"methodologies.":[235],"Experimental":[236],"results":[237],"28nm":[239],"FDSOI":[240],"technology":[241],"show":[242],"that":[243,293],"predict":[246],"slack":[248],"within":[253],"253ps":[254],"(average":[255],"error":[256,278,283],"less":[257],"than":[258,274],"10ps)":[259],"using":[260],"post-synthesis":[262,296],"constraints":[264],"information.":[267,298],"predictions":[269,276],"40%":[271],"accurate":[273],"(worst-case":[277],"358ps":[280],"average":[282],"42ps)":[285],"nonlinear":[288],"uses":[294]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":8},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}