{"id":"https://openalex.org/W2293134456","doi":"https://doi.org/10.1109/aspdac.2016.7428002","title":"Coupling reverse engineering and SAT to tackle NP-complete arithmetic circuitry verification in \u223cO(# of gates)","display_name":"Coupling reverse engineering and SAT to tackle NP-complete arithmetic circuitry verification in \u223cO(# of gates)","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2293134456","doi":"https://doi.org/10.1109/aspdac.2016.7428002","mag":"2293134456"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7428002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069926547","display_name":"Yi Diao","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yi Diao","raw_affiliation_strings":["Hong Kong Science Park, Easy-Logic Technology Ltd"],"affiliations":[{"raw_affiliation_string":"Hong Kong Science Park, Easy-Logic Technology Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112010274","display_name":"Wei Xing","orcid":"https://orcid.org/0000-0003-3376-6785"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xing Wei","raw_affiliation_strings":["Hong Kong Science Park, Easy-Logic Technology Ltd"],"affiliations":[{"raw_affiliation_string":"Hong Kong Science Park, Easy-Logic Technology Ltd","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030537604","display_name":"Tak-Kei Lam","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tak-Kei Lam","raw_affiliation_strings":["Dept. of CSE, The Chinese University of Hong Kong, Shatin, N. T., Hong Kong"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, The Chinese University of Hong Kong, Shatin, N. T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112052620","display_name":"Yu-Liang Wu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["Hong Kong Science Park, Easy-Logic Technology Ltd"],"affiliations":[{"raw_affiliation_string":"Hong Kong Science Park, Easy-Logic Technology Ltd","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069926547"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.63501309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"1967","issue":null,"first_page":"139","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8600363731384277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6348026990890503},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5458300113677979},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5346789360046387},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5158828496932983},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.46189084649086},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4236028790473938},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3810492753982544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2800528407096863},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24710050225257874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1876067817211151}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8600363731384277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6348026990890503},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5458300113677979},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5346789360046387},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5158828496932983},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.46189084649086},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4236028790473938},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3810492753982544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2800528407096863},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24710050225257874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1876067817211151},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7428002","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7428002","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W78552530","https://openalex.org/W203746830","https://openalex.org/W1481397690","https://openalex.org/W1511069520","https://openalex.org/W1518705996","https://openalex.org/W1528219135","https://openalex.org/W1950282396","https://openalex.org/W2000519336","https://openalex.org/W2028563209","https://openalex.org/W2045446428","https://openalex.org/W2080267935","https://openalex.org/W2118386799","https://openalex.org/W2123594341","https://openalex.org/W2126662120","https://openalex.org/W2127271657","https://openalex.org/W2131861297","https://openalex.org/W2137351629","https://openalex.org/W2142785340","https://openalex.org/W2146044403","https://openalex.org/W2148800879","https://openalex.org/W2156134305","https://openalex.org/W2166987936","https://openalex.org/W2171317407","https://openalex.org/W2171746836","https://openalex.org/W2336925918","https://openalex.org/W4232166149","https://openalex.org/W4234123702","https://openalex.org/W4236075722","https://openalex.org/W4239898032","https://openalex.org/W6603199135","https://openalex.org/W6608289884","https://openalex.org/W6630973549","https://openalex.org/W6631513336","https://openalex.org/W6640835414","https://openalex.org/W6677389995","https://openalex.org/W6681671776","https://openalex.org/W6684966122","https://openalex.org/W6703622479"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2013839957","https://openalex.org/W3196607417","https://openalex.org/W2098869417","https://openalex.org/W2106223679","https://openalex.org/W2503215586"],"abstract_inverted_index":{"There":[0],"are":[1],"situations":[2],"(e.g.":[3],"for":[4,63,91,184],"reverse":[5,85],"engineering":[6,86],"or":[7,101,156,210],"formal":[8,48],"verification)":[9],"circuit":[10,134],"designers":[11],"would":[12],"need":[13],"to":[14,111,130,194,203],"extract":[15],"complicated":[16],"arithmetic":[17,115],"circuitry":[18],"deeply":[19],"embedded":[20],"inside":[21],"a":[22,47,77],"fully":[23],"synthesized":[24],"(or":[25],"manually":[26],"touched)":[27],"million-gate":[28],"flattened":[29],"netlist":[30],"without":[31],"the":[32,43,131,172,179],"knowing":[33,42],"of":[34,93,133,153],"module":[35],"boundary":[36],"and":[37,45,57,87,122],"IO":[38,44],"positions.":[39],"Besides":[40,189],"not":[41],"boundary,":[46],"verification":[49],"task":[50],"like":[51],"comparing":[52],"two":[53,143,173],"netlists":[54],"implementing":[55],"(4A+3B)\u00d7C":[56],"4A\u00d7C+3B\u00d7C":[58],"respectively":[59],"is":[60,65,106],"quite":[61,107],"challenging":[62],"it":[64],"an":[66,137],"NP-Complete":[67],"Circuit-SAT":[68],"problem":[69],"too.":[70],"To":[71],"tackle":[72],"this":[73],"problem,":[74],"we":[75],"propose":[76],"novel":[78],"Complementary":[79],"Greedy":[80],"Coupling":[81],"(CGC)":[82],"approach":[83],"coupling":[84],"SAT":[88,160],"techniques":[89],"together":[90],"each":[92],"them":[94],"only":[95],"performs":[96],"well":[97],"at":[98,191],"proving":[99],"equality":[100,155],"inequality":[102],"respectively.":[103],"The":[104],"scheme":[105,140,199],"powerful,":[108],"being":[109],"able":[110],"handle":[112],"commonly":[113],"implemented":[114],"modules":[116],"(Ripple/CLA":[117],"adders,":[118],"MUX,":[119],"various":[120],"multipliers":[121,145],"their":[123,154],"combinations)":[124],"with":[125,171],"runtime":[126],"complexity":[127],"nearly":[128],"linear":[129],"number":[132],"gates.":[135],"For":[136],"example,":[138],"our":[139,168,198],"can":[141],"verify":[142],"32-bit":[144],"(Wallace":[146],"vs":[147,208],"Modified-Booth)":[148],"within":[149],"5":[150],"seconds":[151],"(regardless":[152],"inequality),":[157],"while":[158],"running":[159,190],"alone":[161],"might":[162],"take":[163],"1010":[164],"centuries.":[165],"We":[166],"compared":[167],"tool":[169],"Easy-LEC":[170],"on":[174],"market":[175],"commercial":[176],"tools":[177],"using":[178],"182":[180],"open":[181],"benchmarks":[182],"posted":[183],"ICCAD":[185],"CAD":[186],"Contest":[187],"2014.":[188],"least":[192],"400":[193],"1400":[195],"times":[196],"faster,":[197],"also":[200],"solves":[201],"32%":[202],"45%":[204],"more":[205],"cases":[206],"(93%":[207],"61%":[209],"48%).":[211]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}