{"id":"https://openalex.org/W2293828382","doi":"https://doi.org/10.1109/aspdac.2016.7427997","title":"Architecture design with STT-RAM: Opportunities and challenges","display_name":"Architecture design with STT-RAM: Opportunities and challenges","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2293828382","doi":"https://doi.org/10.1109/aspdac.2016.7427997","mag":"2293828382"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7427997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027346244","display_name":"Ping Chi","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ping Chi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102837743","display_name":"Shuangchen Li","orcid":"https://orcid.org/0009-0003-6986-0463"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuangchen Li","raw_affiliation_strings":["University of California Santa Barbara, Santa Barbara, CA, US"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Barbara, Santa Barbara, CA, US","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021595277","display_name":"Yuanqing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuanqing Cheng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102183864","display_name":"Yu Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu Lu","raw_affiliation_strings":["Qualcomm Incorporated, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Incorporated, San Diego, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103061707","display_name":"Seung H. Kang","orcid":"https://orcid.org/0000-0003-4270-9918"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seung H. Kang","raw_affiliation_strings":["Qualcomm Incorporated, San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Incorporated, San Diego, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4864,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.94604186,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8117610216140747},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6654031276702881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6235288977622986},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5549917817115784},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5534371733665466},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5466958284378052},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4930214583873749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4700333774089813},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.43913936614990234},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4103332459926605},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4099631905555725},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3113982379436493},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29236912727355957},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2546052634716034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23902291059494019},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.22645634412765503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20246952772140503},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16711381077766418}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8117610216140747},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6654031276702881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6235288977622986},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5549917817115784},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5534371733665466},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5466958284378052},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4930214583873749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4700333774089813},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.43913936614990234},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4103332459926605},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4099631905555725},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3113982379436493},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29236912727355957},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2546052634716034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23902291059494019},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.22645634412765503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20246952772140503},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16711381077766418}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2016.7427997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133461","is_oa":false,"landing_page_url":"http://gateway.isiknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=LinksAMR&SrcApp=PARTNER_APP&DestLinkType=FullRecord&DestApp=WOS&KeyUT=000384642200026","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1504258554","https://openalex.org/W1965063254","https://openalex.org/W1966058111","https://openalex.org/W1968686941","https://openalex.org/W1995592915","https://openalex.org/W2003346399","https://openalex.org/W2005887179","https://openalex.org/W2008807311","https://openalex.org/W2014895289","https://openalex.org/W2034097727","https://openalex.org/W2045257463","https://openalex.org/W2056858041","https://openalex.org/W2061591212","https://openalex.org/W2066190905","https://openalex.org/W2067354926","https://openalex.org/W2084007230","https://openalex.org/W2085577656","https://openalex.org/W2090032487","https://openalex.org/W2099874423","https://openalex.org/W2102449048","https://openalex.org/W2104407538","https://openalex.org/W2108048675","https://openalex.org/W2116826022","https://openalex.org/W2127419525","https://openalex.org/W2136316949","https://openalex.org/W2142276919","https://openalex.org/W2147926533","https://openalex.org/W2155551886","https://openalex.org/W2998915116","https://openalex.org/W3142815259","https://openalex.org/W3147620158","https://openalex.org/W4245080405","https://openalex.org/W4255919916","https://openalex.org/W6629975107","https://openalex.org/W6651287217","https://openalex.org/W6675815728","https://openalex.org/W6682945527"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W2161286015","https://openalex.org/W2150909864","https://openalex.org/W4382618825","https://openalex.org/W2094308961","https://openalex.org/W4386903460","https://openalex.org/W2533585248","https://openalex.org/W2125880695","https://openalex.org/W2080843961","https://openalex.org/W2342993049"],"abstract_inverted_index":{"The":[0],"emerging":[1],"spin-transfer":[2],"torque":[3],"magnetic":[4],"random-access":[5],"memory":[6,38,105],"(STT-RAM)":[7],"has":[8,23],"attracted":[9],"a":[10,27],"lot":[11],"of":[12,30,75,111],"interest":[13],"from":[14],"both":[15],"academia":[16],"and":[17,32,37,54,68,82,104],"industry":[18],"in":[19,34,101],"recent":[20],"years.":[21],"It":[22],"been":[24],"considered":[25],"as":[26,78,117,119],"promising":[28],"replacement":[29],"SRAM":[31,50],"DRAM":[33],"the":[35,73,102,112,121],"cache":[36,103],"system":[39,106],"design":[40,90,107],"thanks":[41],"to":[42,98],"many":[43],"advantages,":[44],"including":[45],"non-volatility,":[46],"low":[47],"leakage":[48],"power,":[49],"comparable":[51],"read":[52,55],"performance":[53],"energy":[56,81],"consumption,":[57],"higher":[58,79],"density":[59],"than":[60,64,86],"SRAM,":[61,87],"better":[62],"scalability":[63],"conventional":[65],"CMOS":[66,70],"technologies,":[67],"good":[69],"compatibility.":[71],"However,":[72],"disadvantages":[74],"STT-RAM,":[76],"such":[77],"write":[80,84],"longer":[83],"latency":[85],"also":[88],"bring":[89],"challenges.":[91,122],"This":[92],"paper":[93],"introduces":[94],"state-of-the-art":[95],"architectural":[96],"approaches":[97],"adopt":[99],"STT-RAM":[100,116],"by":[108,115],"taking":[109],"advantage":[110],"opportunities":[113],"brought":[114],"well":[118],"overcoming":[120]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}