{"id":"https://openalex.org/W2296422263","doi":"https://doi.org/10.1109/aspdac.2016.7427996","title":"Logic and memory design using spin-based circuits","display_name":"Logic and memory design using spin-based circuits","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2296422263","doi":"https://doi.org/10.1109/aspdac.2016.7427996","mag":"2296422263"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7427996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033594696","display_name":"Zhaoxin Liang","orcid":"https://orcid.org/0000-0002-7578-3244"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhaoxin Liang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047869221","display_name":"Meghna G. Mankalale","orcid":"https://orcid.org/0000-0002-6757-9649"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Mankalale","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035875660","display_name":"Brandon Del Bel","orcid":"https://orcid.org/0000-0002-7965-4546"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brandon Del Bel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033594696"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00791443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"103","issue":null,"first_page":"103","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6576473116874695},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6396734118461609},{"id":"https://openalex.org/keywords/spintronics","display_name":"Spintronics","score":0.5903809666633606},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5281037092208862},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5233832597732544},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.506327748298645},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.503755509853363},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4281775951385498},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4101066589355469},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27156004309654236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22555717825889587},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21003547310829163},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10905346274375916},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07056742906570435}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6576473116874695},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6396734118461609},{"id":"https://openalex.org/C207999682","wikidata":"https://www.wikidata.org/wiki/Q258659","display_name":"Spintronics","level":3,"score":0.5903809666633606},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5281037092208862},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5233832597732544},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.506327748298645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.503755509853363},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4281775951385498},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4101066589355469},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27156004309654236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22555717825889587},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21003547310829163},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10905346274375916},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07056742906570435},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C82217956","wikidata":"https://www.wikidata.org/wiki/Q184207","display_name":"Ferromagnetism","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7427996","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6600000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1008565724","https://openalex.org/W1535801681","https://openalex.org/W1609370892","https://openalex.org/W1662824729","https://openalex.org/W1889668593","https://openalex.org/W1972841535","https://openalex.org/W1976915281","https://openalex.org/W2001809292","https://openalex.org/W2009937166","https://openalex.org/W2034097727","https://openalex.org/W2057386187","https://openalex.org/W2077813824","https://openalex.org/W2084202439","https://openalex.org/W2091255660","https://openalex.org/W2139052244","https://openalex.org/W2144896327","https://openalex.org/W2155551886","https://openalex.org/W2158436161","https://openalex.org/W2162020806","https://openalex.org/W2498844334","https://openalex.org/W3098909724","https://openalex.org/W4252811018","https://openalex.org/W4302571917","https://openalex.org/W6639601735"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2059422871"],"abstract_inverted_index":{"The":[0],"design":[1,45,55],"of":[2,31,46,56],"logic":[3,26],"and":[4,17,59],"memory":[5,72],"circuits":[6,27],"in":[7,53],"emerging":[8],"spintronics":[9],"technology":[10],"offers":[11],"fertile":[12],"ground":[13],"for":[14,23,37],"new":[15],"ideas":[16],"innovations.":[18],"We":[19],"first":[20],"describe":[21],"methods":[22,61],"optimizing":[24],"spintronic":[25,57],"at":[28],"the":[29,44,54],"level":[30],"physical":[32],"design,":[33],"including":[34],"systematic":[35],"approaches":[36],"building":[38],"standard":[39],"cell":[40],"libraries":[41],"to":[42,69],"enable":[43],"large":[47],"circuits.":[48],"Next,":[49],"we":[50],"examine":[51],"issues":[52],"memories":[58],"present":[60],"that":[62],"trade":[63],"off":[64],"volatility":[65],"with":[66],"error":[67],"correction":[68],"create":[70],"dense":[71],"arrays.":[73]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}