{"id":"https://openalex.org/W2295195155","doi":"https://doi.org/10.1109/aspdac.2016.7427976","title":"A 200-MHz 4-phase fully integrated voltage regulator with local ground sensing dual loop ZDS hysteretic control using 6.5nH package bondwire inductors on 65nm bulk CMOS","display_name":"A 200-MHz 4-phase fully integrated voltage regulator with local ground sensing dual loop ZDS hysteretic control using 6.5nH package bondwire inductors on 65nm bulk CMOS","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2295195155","doi":"https://doi.org/10.1109/aspdac.2016.7427976","mag":"2295195155"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2016.7427976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100737200","display_name":"Min Kyu Song","orcid":"https://orcid.org/0000-0001-9521-0438"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Min Kyu Song","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059488333","display_name":"Joseph Sankman","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Sankman","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033836115","display_name":"Jayeol Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jayeol Lee","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075708363","display_name":"Dongsheng Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongsheng Ma","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100737200"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.5128,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.66338984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.7221361994743347},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6794188618659973},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.559378445148468},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5502470135688782},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.5447897911071777},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.5282928943634033},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5257328748703003},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5152769088745117},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5148150324821472},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5079472661018372},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.49264293909072876},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.4896691143512726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.43624651432037354},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4232591986656189},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.4129409193992615},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.40837860107421875},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35686197876930237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3391546607017517},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2500775456428528},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16644692420959473}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.7221361994743347},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6794188618659973},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.559378445148468},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5502470135688782},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.5447897911071777},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.5282928943634033},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5257328748703003},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5152769088745117},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5148150324821472},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5079472661018372},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.49264293909072876},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.4896691143512726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43624651432037354},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4232591986656189},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.4129409193992615},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.40837860107421875},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35686197876930237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3391546607017517},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2500775456428528},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16644692420959473},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2016.7427976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2016.7427976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2141242302","https://openalex.org/W2128788517","https://openalex.org/W2085876299","https://openalex.org/W2023087202","https://openalex.org/W2111729217","https://openalex.org/W2398520319","https://openalex.org/W2795925086","https://openalex.org/W2334670588","https://openalex.org/W2028965918","https://openalex.org/W3216426170"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29,44,56,65,74,82,91],"200MHz":[4],"4-phase":[5],"fully":[6],"integrated":[7],"voltage":[8,52],"regulator":[9],"(FIVR)":[10],"with":[11,81,100],"6.5nH":[12],"package":[13],"bondwire":[14],"inductors.":[15],"With":[16],"an":[17],"on-chip":[18,130],"delay-locked":[19],"loop":[20,36,49],"(DLL)":[21],"for":[22,37,50],"phase":[23],"synchronization,":[24],"the":[25,71,95,113,124],"proposed":[26],"FIVR":[27,72,96],"employs":[28],"cost-effective":[30],"local":[31],"ground":[32],"sensing":[33,42],"feedforward":[34],"control":[35,48],"high":[38],"speed":[39],"load":[40,93,120],"transient":[41],"and":[43],"ZDS":[45],"hysteretic":[46],"feedback":[47],"accurate":[51],"regulation,":[53],"independently":[54],"achieving":[55],"dual-loop":[57],"compensated":[58],"operation":[59],"within":[60,98],"each":[61],"sub-converter.":[62],"Implemented":[63],"on":[64],"standard":[66],"65nm":[67],"bulk":[68],"CMOS":[69],"process,":[70],"delivers":[73],"peak":[75],"efficiency":[76],"of":[77,86,126],"84.2%":[78],"at":[79],"256mW,":[80],"maximum":[83],"power":[84],"density":[85],"670mW/mm2.":[87],"In":[88],"response":[89],"to":[90],"280mA/120ps":[92],"step,":[94,121],"settles":[97],"11ns":[99],"78mV":[101],"droop.":[102],"To":[103],"our":[104],"best":[105,114],"knowledge,":[106],"this":[107],"is":[108],"2.7":[109],"times":[110,118,128],"faster":[111],"than":[112],"design":[115],"despite":[116],"1.8":[117],"larger":[119],"while":[122],"facilitating":[123],"use":[125],"1.3":[127],"smaller":[129],"capacitor.":[131]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}