{"id":"https://openalex.org/W1983659826","doi":"https://doi.org/10.1109/aspdac.2015.7059105","title":"Early stage real-time SoC power estimation using RTL instrumentation","display_name":"Early stage real-time SoC power estimation using RTL instrumentation","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1983659826","doi":"https://doi.org/10.1109/aspdac.2015.7059105","mag":"1983659826"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053303853","display_name":"Jianlei Yang","orcid":"https://orcid.org/0000-0001-8424-7040"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianlei Yang","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Intel Labs China, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Intel Labs China, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055238073","display_name":"Liwei Ma","orcid":"https://orcid.org/0000-0001-5018-8388"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liwei Ma","raw_affiliation_strings":["Intel Labs China, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs China, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027087200","display_name":"Kang Zhao","orcid":"https://orcid.org/0000-0003-0502-8523"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kang Zhao","raw_affiliation_strings":["Intel Labs China, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs China, Beijing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100894724","display_name":"Yici Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yici Cai","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013973515","display_name":"Tin\u2010Fook Ngai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tin-Fook Ngai","raw_affiliation_strings":["Intel Labs China, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs China, Beijing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2246,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.77139508,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"779","last_page":"784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159273624420166},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6737576723098755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5337560772895813},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5216972231864929},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.512005627155304},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5034636855125427},{"id":"https://openalex.org/keywords/singular-value-decomposition","display_name":"Singular value decomposition","score":0.4467957019805908},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4307035803794861},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.42142626643180847},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14476171135902405}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159273624420166},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6737576723098755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5337560772895813},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5216972231864929},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.512005627155304},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5034636855125427},{"id":"https://openalex.org/C22789450","wikidata":"https://www.wikidata.org/wiki/Q420904","display_name":"Singular value decomposition","level":2,"score":0.4467957019805908},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4307035803794861},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.42142626643180847},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14476171135902405},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7059105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W107497035","https://openalex.org/W633814207","https://openalex.org/W1972949070","https://openalex.org/W2042678339","https://openalex.org/W2075665712","https://openalex.org/W2083022823","https://openalex.org/W2102727118","https://openalex.org/W2110843817","https://openalex.org/W2119350858","https://openalex.org/W2131756830","https://openalex.org/W2147649649","https://openalex.org/W2150422162","https://openalex.org/W2150862507","https://openalex.org/W3122598275","https://openalex.org/W4240899498"],"related_works":["https://openalex.org/W1974895211","https://openalex.org/W2176409448","https://openalex.org/W2129841057","https://openalex.org/W3040712279","https://openalex.org/W2364769705","https://openalex.org/W4367555392","https://openalex.org/W2374664672","https://openalex.org/W2056136368","https://openalex.org/W2883092465","https://openalex.org/W2351812187"],"abstract_inverted_index":{"Early":[0],"stage":[1],"power":[2,42,71,75,90,108,118],"estimation":[3,23,29,43,91,119],"is":[4,24,56,77],"critical":[5],"for":[6,27,40,88],"SoC":[7],"architecture":[8],"exploration":[9],"and":[10,21,30,69,83],"validation":[11],"in":[12,44],"modern":[13],"VLSI":[14],"design,":[15],"but":[16],"real-time,":[17],"long":[18],"time":[19],"interval":[20],"accurate":[22,70],"still":[25],"challenging":[26],"system-level":[28],"software/hardware":[31],"tuning.":[32],"This":[33],"work":[34],"proposes":[35],"a":[36,116],"model":[37,76],"abstraction":[38],"approach":[39],"real-time":[41,89],"the":[45,60,94,106],"manner":[46],"of":[47,63],"machine":[48],"learning.":[49],"The":[50,73,98],"singular":[51],"value":[52],"decomposition":[53],"(SVD)":[54],"technique":[55],"exploited":[57],"to":[58,80],"abstract":[59],"principle":[61],"components":[62],"relationship":[64],"between":[65],"register":[66,95],"toggling":[67,96],"profile":[68],"waveform.":[72],"abstracted":[74],"automatically":[78],"instrumented":[79],"RTL":[81],"implementation":[82,100],"synthesized":[84],"into":[85],"FPGA":[86],"platform":[87],"by":[92],"instrumenting":[93],"profile.":[97],"prototype":[99],"on":[101],"three":[102],"IP":[103],"cores":[104],"predicts":[105],"cycle-by-cycle":[107],"dissipation":[109],"within":[110],"5%":[111],"accuracy":[112],"loss":[113],"compared":[114],"with":[115],"commercial":[117],"tool.":[120]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}