{"id":"https://openalex.org/W2034653499","doi":"https://doi.org/10.1109/aspdac.2015.7059051","title":"Fast clock skew scheduling based on sparse-graph algorithms","display_name":"Fast clock skew scheduling based on sparse-graph algorithms","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2034653499","doi":"https://doi.org/10.1109/aspdac.2015.7059051","mag":"2034653499"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West-Lafayette, IN, USA","[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West-Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070851278","display_name":"Shankarshana Janarthanan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shankarshana Janarthanan","raw_affiliation_strings":["NVIDIA corporation, Santa Clara, CA, USA","NVIDIA Corporation, Santa Clara, CA 95051, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"NVIDIA Corporation, Santa Clara, CA 95051, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West-Lafayette, IN, USA","[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West-Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"[School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.]","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"472","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.763113260269165},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7416650056838989},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7062915563583374},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6098840832710266},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.590339183807373},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48564398288726807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4814726412296295},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.4568851590156555},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.44694679975509644},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.44356605410575867},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.42876285314559937},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.42508846521377563},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.420126736164093},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4156394302845001},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.36571329832077026},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1875903606414795},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1445874273777008},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14437443017959595},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.13941124081611633},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12481731176376343},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.12217268347740173}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.763113260269165},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7416650056838989},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7062915563583374},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6098840832710266},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.590339183807373},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48564398288726807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4814726412296295},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.4568851590156555},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.44694679975509644},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.44356605410575867},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.42876285314559937},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.42508846521377563},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.420126736164093},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4156394302845001},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.36571329832077026},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1875903606414795},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1445874273777008},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14437443017959595},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.13941124081611633},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12481731176376343},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.12217268347740173},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7059051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1963575401","https://openalex.org/W1983206124","https://openalex.org/W2001979258","https://openalex.org/W2011778848","https://openalex.org/W2041950850","https://openalex.org/W2049354208","https://openalex.org/W2056496431","https://openalex.org/W2145886598","https://openalex.org/W2157398460","https://openalex.org/W3145128584","https://openalex.org/W4235168608","https://openalex.org/W4246219036"],"related_works":["https://openalex.org/W1497331638","https://openalex.org/W4231008241","https://openalex.org/W4247180033","https://openalex.org/W2125201667","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W3048124756","https://openalex.org/W2411759562","https://openalex.org/W2116021798","https://openalex.org/W2520965597"],"abstract_inverted_index":{"Incorporating":[0],"timing":[1,217],"constraints":[2],"explicitly":[3],"imposed":[4],"by":[5,41,159],"the":[6,17,20,35,50,79,97,113,134,156,161,171],"data":[7],"and":[8,100,107,198,213],"control":[9],"paths":[10,136],"during":[11],"clock":[12,22,28,39,64,67,74,95,98,101,117,152,173,194],"network":[13,40,75],"synthesis":[14,36],"can":[15,30,56],"enhance":[16],"robustness":[18],"of":[19,37,45,115,163,180],"synthesized":[21,203],"networks.":[23],"With":[24],"these":[25],"constraints,":[26],"a":[27,38,43,66,73,122,185,202],"scheduler":[29,187],"be":[31,57],"used":[32],"to":[33,177,184],"guide":[34],"specifying":[42],"set":[44],"feasible":[46],"arrival":[47],"times":[48],"at":[49],"respective":[51],"sequential":[52,211],"elements.":[53],"Clock":[54,82],"scheduling":[55],"either":[58],"static":[59,63],"or":[60],"dynamic.":[61],"In":[62,93,110,146],"scheduling,":[65,96,118],"schedule":[68,102],"is":[69,76,120,131],"first":[70],"specified;":[71],"next,":[72],"constructed":[77,84,106],"realizing":[78],"prescribed":[80],"schedule.":[81],"trees":[83],"using":[85],"this":[86,147,164],"approach":[87],"may":[88],"consume":[89],"significant":[90],"routing":[91],"resources.":[92],"dynamic":[94,116],"tree":[99],"are":[103,175,196,199],"both":[104],"simultaneously":[105],"determined,":[108],"respectively.":[109],"earlier":[111,190],"studies,":[112],"scalability":[114,157],"which":[119],"essentially":[121],"shortest":[123,135],"path":[124],"problem,":[125],"has":[126],"been":[127],"limited.":[128],"The":[129,192],"bottleneck":[130],"in":[132,140,188],"finding":[133],"between":[137],"different":[138],"vertices":[139],"an":[141,189],"incrementally":[142],"changing":[143],"weighted":[144,165],"graph.":[145,166],"work,":[148],"we":[149],"present":[150],"two":[151,178],"schedulers":[153,174,195],"that":[154,170],"address":[155],"issues":[158],"exploiting":[160],"sparsity":[162],"Experimental":[167],"results":[168],"show":[169],"proposed":[172,193],"one":[176],"orders":[179],"magnitude":[181],"faster":[182],"compared":[183],"published":[186],"work.":[191],"scalable,":[197],"tested":[200],"on":[201],"circuit":[204],"with":[205],"348":[206],"710":[207],"cells,":[208],"57":[209],"491":[210],"elements,":[212],"496":[214],"727":[215],"explicit":[216],"constraints.":[218]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}