{"id":"https://openalex.org/W2054856784","doi":"https://doi.org/10.1109/aspdac.2015.7059044","title":"Optimizing thread-to-core mapping on manycore platforms with distributed Tag Directories","display_name":"Optimizing thread-to-core mapping on manycore platforms with distributed Tag Directories","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2054856784","doi":"https://doi.org/10.1109/aspdac.2015.7059044","mag":"2054856784"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038354391","display_name":"Guantao Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guantao Liu","raw_affiliation_strings":["University of California, Irvine","University of California, Irvine, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California, Irvine, United States of America","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000501317","display_name":"Tim Schmidt","orcid":"https://orcid.org/0009-0001-1383-2899"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tim Schmidt","raw_affiliation_strings":["University of California, Irvine","University of California, Irvine, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California, Irvine, United States of America","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111950361","display_name":"Rainer D\u00f6mer","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rainer Domer","raw_affiliation_strings":["University of California, Irvine","University of California, Irvine, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Irvine","institution_ids":["https://openalex.org/I204250578"]},{"raw_affiliation_string":"University of California, Irvine, United States of America","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007239906","display_name":"Ajit Dingankar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Ajit Dingankar","raw_affiliation_strings":["Intel Corporation","[Intel Corporation, United States of America]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"[Intel Corporation, United States of America]","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061222925","display_name":"Desmond A. Kirkpatrick","orcid":"https://orcid.org/0000-0002-6982-1830"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Desmond Kirkpatrick","raw_affiliation_strings":["Intel Corporation","[Intel Corporation, United States of America]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"[Intel Corporation, United States of America]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9766,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.86096718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"429","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8470800518989563},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6974314451217651},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6829054951667786},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6473629474639893},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.5645238161087036},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5314024686813354},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5201347470283508},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.44704535603523254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4374627470970154},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3604786992073059},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33092164993286133},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2929149866104126},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2350367307662964},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2335433065891266}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8470800518989563},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6974314451217651},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6829054951667786},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6473629474639893},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.5645238161087036},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5314024686813354},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5201347470283508},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.44704535603523254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4374627470970154},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3604786992073059},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33092164993286133},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2929149866104126},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2350367307662964},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2335433065891266},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7059044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1976474269","https://openalex.org/W2039936456","https://openalex.org/W2080815425","https://openalex.org/W2082013839","https://openalex.org/W2109668944","https://openalex.org/W2112331233","https://openalex.org/W2122452659","https://openalex.org/W2126799727","https://openalex.org/W2156144599","https://openalex.org/W2159025940","https://openalex.org/W2159747318","https://openalex.org/W6644544826","https://openalex.org/W6682985250"],"related_works":["https://openalex.org/W3115906952","https://openalex.org/W3134811395","https://openalex.org/W3155196058","https://openalex.org/W4252960523","https://openalex.org/W1529821365","https://openalex.org/W2135486207","https://openalex.org/W1499611046","https://openalex.org/W3024420453","https://openalex.org/W2337418885","https://openalex.org/W4207012101"],"abstract_inverted_index":{"With":[0],"the":[1,30,46,54,58,63,66,77,94,132],"increasing":[2],"demand":[3],"for":[4,82],"parallel":[5,26],"computing":[6],"power,":[7],"manycore":[8,39,85],"platforms":[9],"are":[10],"attracting":[11],"more":[12,14,126],"and":[13,23,84,101],"attention":[15],"due":[16],"to":[17,20,105,111],"their":[18],"potential":[19],"improve":[21],"performance":[22],"scalability":[24],"of":[25,65,79],"applications.":[27],"However,":[28],"as":[29],"core":[31,80,95],"count":[32],"increases,":[33],"core-to-core":[34,47],"communication":[35,48,114],"becomes":[36],"expensive.":[37],"For":[38],"architectures":[40],"using":[41],"directory-based":[42],"cache":[43,68],"coherence":[44],"protocols,":[45],"latency":[49],"depends":[50],"not":[51],"only":[52],"on":[53,57,62,97,129],"physical":[55],"placement":[56],"chip,":[59],"but":[60],"also":[61],"location":[64],"distributed":[67],"tag":[69],"directory.":[70],"In":[71,116],"this":[72],"paper,":[73],"we":[74,92],"first":[75],"define":[76],"concept":[78],"distance":[81,96],"multicore":[83],"architectures.":[86],"Using":[87],"a":[88,98],"ping-pong":[89],"spin-lock":[90],"benchmark,":[91],"quantify":[93],"ring-network":[99],"platform":[100],"propose":[102],"an":[103],"approach":[104,120],"optimize":[106],"thread-to-core":[107],"mapping":[108,135],"in":[109],"order":[110],"minimize":[112],"on-chip":[113],"overhead.":[115],"our":[117,119],"experiments,":[118],"speeds":[121],"up":[122],"communication-intensive":[123],"benchmarks":[124],"by":[125],"than":[127],"25%":[128],"average":[130],"over":[131],"Linux":[133],"default":[134],"strategy.":[136]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}