{"id":"https://openalex.org/W1975695617","doi":"https://doi.org/10.1109/aspdac.2015.7059042","title":"Multilane Racetrack caches: Improving efficiency through compression and independent shifting","display_name":"Multilane Racetrack caches: Improving efficiency through compression and independent shifting","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1975695617","doi":"https://doi.org/10.1109/aspdac.2015.7059042","mag":"1975695617"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100731919","display_name":"Haifeng Xu","orcid":"https://orcid.org/0000-0003-1538-6957"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haifeng Xu","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA","[University of Pittsburgh, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, PA, USA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334409","display_name":"Yong Li","orcid":"https://orcid.org/0000-0001-7956-9600"},"institutions":[{"id":"https://openalex.org/I4391768063","display_name":"VMware (United States)","ror":"https://ror.org/01mwmh458","country_code":null,"type":"company","lineage":["https://openalex.org/I4391768063"]},{"id":"https://openalex.org/I74786994","display_name":"Kitware (United States)","ror":"https://ror.org/02s2acn37","country_code":"US","type":"company","lineage":["https://openalex.org/I74786994"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yong Li","raw_affiliation_strings":["VMware, Inc., Palo Alto, CA, USA","VMware Inc., Palo Alto, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VMware, Inc., Palo Alto, CA, USA","institution_ids":["https://openalex.org/I4391768063"]},{"raw_affiliation_string":"VMware Inc., Palo Alto, CA, USA#TAB#","institution_ids":["https://openalex.org/I74786994"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038997010","display_name":"Rami Melhem","orcid":"https://orcid.org/0000-0001-6403-5446"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rami Melhem","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA","[University of Pittsburgh, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, PA, USA]","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex K. Jones","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA","[University of Pittsburgh, PA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"[University of Pittsburgh, PA, USA]","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4492,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.89292692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"417","last_page":"422"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7417455911636353},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6839791536331177},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.6660798788070679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6644577980041504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6483311057090759},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5412430763244629},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5364556908607483},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4464937746524811},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4346911907196045},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3691387176513672},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3409714996814728},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2513437271118164},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2388824224472046},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1991821527481079},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.16579613089561462},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1580338180065155}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7417455911636353},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6839791536331177},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.6660798788070679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6644577980041504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6483311057090759},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5412430763244629},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5364556908607483},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4464937746524811},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4346911907196045},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3691387176513672},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3409714996814728},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2513437271118164},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2388824224472046},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1991821527481079},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.16579613089561462},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1580338180065155}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7059042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1981443800","https://openalex.org/W1993091105","https://openalex.org/W1996573165","https://openalex.org/W2005242923","https://openalex.org/W2010202670","https://openalex.org/W2033188264","https://openalex.org/W2034062945","https://openalex.org/W2052201685","https://openalex.org/W2056222607","https://openalex.org/W2061611014","https://openalex.org/W2078760460","https://openalex.org/W2080592089","https://openalex.org/W2097823832","https://openalex.org/W2106346024","https://openalex.org/W2116826022","https://openalex.org/W2129523505","https://openalex.org/W2130252115","https://openalex.org/W2136800915","https://openalex.org/W2146245483","https://openalex.org/W2148831941","https://openalex.org/W2154614859","https://openalex.org/W2155366133","https://openalex.org/W2162752393","https://openalex.org/W2168665069","https://openalex.org/W2169875292","https://openalex.org/W2464177207","https://openalex.org/W3141150936","https://openalex.org/W4240163901","https://openalex.org/W4240165677","https://openalex.org/W4253172818","https://openalex.org/W4254159549","https://openalex.org/W6652940909","https://openalex.org/W6680320015","https://openalex.org/W6719768283","https://openalex.org/W7005867534"],"related_works":["https://openalex.org/W4372325124","https://openalex.org/W2128922810","https://openalex.org/W2107922524","https://openalex.org/W1993178305","https://openalex.org/W4235980920","https://openalex.org/W2903040985","https://openalex.org/W4387251459","https://openalex.org/W1533479501","https://openalex.org/W3158176848","https://openalex.org/W4240270680"],"abstract_inverted_index":{"Racetrack":[0,91,115],"memory":[1,7,21,41,64],"(RM),":[2],"a":[3,13,56,94],"spintronic":[4],"domain-wall":[5],"non-volatile":[6,40],"has":[8],"recently":[9],"received":[10],"attention":[11],"as":[12],"high-capacity":[14],"replacement":[15,145],"for":[16],"various":[17],"structures":[18],"in":[19,62,120,128,177],"the":[20,43,67,80,113,129],"system":[22],"from":[23],"secondary":[24],"storage":[25],"through":[26],"caches.":[27,156],"The":[28],"main":[29],"advantage":[30],"of":[31,46,59,82,183],"RM":[32,47,61,95,130,139,174],"is":[33,48,66],"an":[34,85,141,171,178],"improved":[35],"density":[36],"and":[37,71,164],"like":[38],"other":[39],"structures,":[42],"static":[44],"power":[45],"dramatically":[49],"lower":[50],"than":[51],"conventional":[52],"CMOS":[53],"memories.":[54],"However,":[55],"major":[57],"challenge":[58],"employing":[60],"universal":[63],"components":[65],"added":[68],"access":[69,86],"latency":[70],"dynamic":[72],"energy":[73,152,166,179],"consumption":[74],"caused":[75],"by":[76,162,167],"shifts":[77],"to":[78,112,117,170],"align":[79],"data":[81],"interest":[83],"with":[84,104],"port.":[87],"We":[88],"propose":[89],"multilane":[90],"caches":[92,149],"(MRC),":[93],"last":[96],"level":[97],"cache":[98,109,144,175],"design":[99],"utilizing":[100],"lightweight":[101],"compression":[102],"combined":[103],"independent":[105],"shifting.":[106],"MRC":[107,143,159],"allows":[108],"lines":[110],"mapped":[111],"same":[114],"structure":[116],"be":[118],"accessed":[119],"parallel":[121],"when":[122],"compressed,":[123],"mitigating":[124],"potential":[125],"shifting":[126],"stalls":[127],"cache.":[131],"Our":[132],"results":[133],"demonstrate":[134],"that":[135],"unlike":[136],"previously":[137],"proposed":[138],"caches,":[140],"isocapacity":[142,172],"can":[146],"outperform":[147],"SRAM":[148],"while":[150],"providing":[151],"improvement":[153,182],"over":[154],"STT-MRAM":[155],"In":[157],"particular,":[158],"improves":[160],"performance":[161],"5%":[163],"reduces":[165],"19%":[168],"compared":[169],"baseline":[173],"resulting":[176],"delay":[180],"product":[181],"25%.":[184]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}