{"id":"https://openalex.org/W2044930572","doi":"https://doi.org/10.1109/aspdac.2015.7059012","title":"Multiple Independent Gate FETs: How many gates do we need?","display_name":"Multiple Independent Gate FETs: How many gates do we need?","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2044930572","doi":"https://doi.org/10.1109/aspdac.2015.7059012","mag":"2044930572"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201564","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003214642","display_name":"Gage Hills","orcid":"https://orcid.org/0000-0002-4912-814X"},"institutions":[{"id":"https://openalex.org/I4210107838","display_name":"Robust Chip (United States)","ror":"https://ror.org/01rp86637","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107838"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gage Hills","raw_affiliation_strings":["Robust Systems Group, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robust Systems Group, Stanford, CA, USA","institution_ids":["https://openalex.org/I4210107838"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["EPFL, Integrated Systems Laboratory, Switzerland","Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Integrated Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I4210107838","display_name":"Robust Chip (United States)","ror":"https://ror.org/01rp86637","country_code":"US","type":"company","lineage":["https://openalex.org/I4210107838"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["Robust Systems Group, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Robust Systems Group, Stanford, CA, USA","institution_ids":["https://openalex.org/I4210107838"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["EPFL, Integrated Systems Laboratory, Switzerland","Integrated Systems Laboratory, EPFL, Switzerland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL, Integrated Systems Laboratory, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4705,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8927534,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7143599390983582},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6701969504356384},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.6545510292053223},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.6477228999137878},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.641024112701416},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6185070276260376},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5618981122970581},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5061926245689392},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4987637996673584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47865545749664307},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.45347362756729126},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4471816122531891},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4202573001384735},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40851062536239624},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2826242744922638},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19592514634132385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15058419108390808}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7143599390983582},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6701969504356384},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.6545510292053223},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.6477228999137878},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.641024112701416},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6185070276260376},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5618981122970581},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5061926245689392},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4987637996673584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47865545749664307},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.45347362756729126},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4471816122531891},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4202573001384735},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40851062536239624},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2826242744922638},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19592514634132385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15058419108390808},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2015.7059012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:201564","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201564","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201564","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201564","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1549870384","https://openalex.org/W1587386427","https://openalex.org/W1970296212","https://openalex.org/W1974877371","https://openalex.org/W1995135231","https://openalex.org/W2011829553","https://openalex.org/W2015540924","https://openalex.org/W2039485990","https://openalex.org/W2045823846","https://openalex.org/W2055215434","https://openalex.org/W2074243687","https://openalex.org/W2080267935","https://openalex.org/W2091531792","https://openalex.org/W2101481392","https://openalex.org/W2107503597","https://openalex.org/W2124156360","https://openalex.org/W2129183345","https://openalex.org/W2160142098","https://openalex.org/W2168096959","https://openalex.org/W2171608851","https://openalex.org/W3148577045","https://openalex.org/W4231547753","https://openalex.org/W4243540980","https://openalex.org/W4254134886","https://openalex.org/W6643785554","https://openalex.org/W6653525883","https://openalex.org/W6661856000"],"related_works":["https://openalex.org/W1908137878","https://openalex.org/W3210322980","https://openalex.org/W4214735176","https://openalex.org/W4391079636","https://openalex.org/W2791832526","https://openalex.org/W2044930572","https://openalex.org/W2161229876","https://openalex.org/W2554150716","https://openalex.org/W4226211266","https://openalex.org/W2290310756"],"abstract_inverted_index":{"Multiple":[0],"Independent":[1],"Gate":[2],"Field":[3],"Effect":[4],"Transistors":[5],"(MIGFETs)":[6],"are":[7],"expected":[8],"to":[9,58,100,144],"push":[10],"FET":[11],"technology":[12],"further":[13],"into":[14],"the":[15,70,83],"semiconductor":[16],"roadmap.":[17],"In":[18,35,78],"a":[19,42,110,117,160],"MIGFET,":[20],"supplementary":[21],"gates":[22,74,98,140],"either":[23],"provide":[24],"(i)":[25],"enhanced":[26],"conduction":[27],"properties":[28],"or":[29,92],"(ii)":[30],"more":[31,48,101],"intelligent":[32],"switching":[33,119,162],"functions.":[34],"general,":[36],"each":[37],"additional":[38],"gate":[39],"also":[40],"introduces":[41],"side":[43,85],"implementation":[44],"cost.":[45],"To":[46],"enable":[47],"efficient":[49],"digital":[50],"systems,":[51],"MIGFETs":[52],"must":[53],"leverage":[54],"their":[55],"expressive":[56],"power":[57],"realize":[59],"complex":[60],"logic":[61,84,103,111],"circuits":[62],"with":[63,137],"few":[64],"physical":[65],"resources.":[66],"Researchers":[67],"face":[68],"then":[69],"question:":[71],"How":[72],"many":[73],"do":[75],"we":[76,81,108,128],"need?":[77],"this":[79,87,106],"paper,":[80],"address":[82],"of":[86,97,139],"question.":[88],"We":[89],"determine":[90],"whether":[91],"not":[93],"an":[94],"increasing":[95],"number":[96,138],"leads":[99],"compact":[102],"implementations.":[104],"For":[105],"purpose,":[107],"develop":[109],"synthesis":[112],"flow":[113],"that":[114],"intrinsically":[115],"exploits":[116],"MIGFET":[118,135,161],"function.":[120],"Using":[121],"simplified":[122],"design":[123],"assumptions":[124],"and":[125,155,164],"device/interconnect":[126,165],"models,":[127],"synthesize":[129],"MCNC":[130],"benchmarks":[131],"on":[132,159],"5":[133],"promising":[134],"devices,":[136],"ranging":[141],"from":[142],"1":[143,154],"7.":[145],"Experimental":[146],"results":[147],"evidence":[148],"nontrivial":[149],"area/delay/energy":[150],"minima,":[151],"located":[152],"between":[153],"4":[156],"gates,":[157],"depending":[158],"function":[163],"technology.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}