{"id":"https://openalex.org/W2094810333","doi":"https://doi.org/10.1109/aspdac.2015.7059011","title":"Design methodology for approximate accumulator based on statistical error model","display_name":"Design methodology for approximate accumulator based on statistical error model","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2094810333","doi":"https://doi.org/10.1109/aspdac.2015.7059011","mag":"2094810333"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7059011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100353356","display_name":"Chang Liu","orcid":"https://orcid.org/0000-0003-2859-4288"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chang Liu","raw_affiliation_strings":["Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067715296","display_name":"Xinghua Yang","orcid":"https://orcid.org/0000-0002-5882-0779"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinghua Yang","raw_affiliation_strings":["Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063901096","display_name":"Fei Qiao","orcid":"https://orcid.org/0000-0002-5054-9590"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fei Qiao","raw_affiliation_strings":["Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044350392","display_name":"Qi Wei","orcid":"https://orcid.org/0000-0002-4073-7598"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Wei","raw_affiliation_strings":["Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Dept of Electronic Engineering, Tsinghua National Laboratory for Information Science and Technology","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Institute of Circuit and System, Dept of Electronic Engineering, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100353356"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07026147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.842499315738678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8055822849273682},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6788058280944824},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5432511568069458},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4677686095237732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4301663041114807},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4151625633239746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15894031524658203}],"concepts":[{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.842499315738678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8055822849273682},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6788058280944824},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5432511568069458},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4677686095237732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4301663041114807},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4151625633239746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15894031524658203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7059011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7059011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1484383973","https://openalex.org/W1965672260","https://openalex.org/W1977686543","https://openalex.org/W1991735330","https://openalex.org/W1996431812","https://openalex.org/W2005865544","https://openalex.org/W2008684926","https://openalex.org/W2041727850","https://openalex.org/W2105390617","https://openalex.org/W2109946919","https://openalex.org/W2112796928","https://openalex.org/W2145087416","https://openalex.org/W2150853784","https://openalex.org/W2156425544","https://openalex.org/W2170881177","https://openalex.org/W3146960355","https://openalex.org/W3149416473","https://openalex.org/W4240268885"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W2367867835","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2965949386","https://openalex.org/W2991387620","https://openalex.org/W4213259602"],"abstract_inverted_index":{"Approximate":[0],"computing":[1,30,106],"technology":[2],"has":[3,119],"aroused":[4],"growing":[5],"interest":[6],"in":[7,66],"circuit":[8],"and":[9,19,24,47,75,95,104],"system":[10,25,100,131],"design":[11,26,56,132],"for":[12,28,39,58,77,113],"its":[13,78],"well-performed":[14],"trade-off":[15],"between":[16,44],"output":[17,45],"quality":[18,46],"performance.":[20],"Numerous":[21],"basic":[22],"circuits":[23,118],"methodologies":[27,38],"approximate":[29,59,130],"have":[31],"been":[32,120],"proposed.":[33],"Considering":[34],"that":[35,110],"the":[36,40,68,86,115,128],"existing":[37],"evaluation":[41],"of":[42,80,102],"tradeoff":[43],"performance":[48],"is":[49,73,93],"time-consuming,":[50],"this":[51],"paper":[52],"presents":[53],"a":[54,98],"fast":[55],"methodology":[57],"accumulator":[60],"based":[61],"on":[62],"statistical":[63],"error":[64,82],"model,":[65],"which":[67],"inexact":[69,103],"multistage":[70],"speculative":[71],"adder":[72],"adopted":[74],"modeled":[76],"advantage":[79],"compact":[81],"pattern.":[83],"To":[84],"validate":[85],"proposed":[87],"methodology,":[88],"Support":[89],"Vector":[90],"Machine(SVM)":[91],"algorithm":[92],"analyzed":[94],"mapped":[96],"to":[97],"hardware":[99],"composed":[101],"accurate":[105],"circuits.":[107],"Results":[108],"show":[109],"our":[111],"time":[112],"searching":[114],"optimal":[116],"mapping":[117],"saved":[121],"by":[122],"22.08%":[123],"than":[124],"functional-based":[125],"simulation":[126],"where":[127],"final":[129],"achieves":[133],"1.57\u00d7":[134],"speedups":[135],"with":[136],"8.56%":[137],"accuracy":[138],"degradation.":[139]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}