{"id":"https://openalex.org/W2000351632","doi":"https://doi.org/10.1109/aspdac.2015.7058990","title":"Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues","display_name":"Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2000351632","doi":"https://doi.org/10.1109/aspdac.2015.7058990","mag":"2000351632"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7058990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100343269","display_name":"Zheng Yang","orcid":"https://orcid.org/0000-0001-9530-0679"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yang Zheng","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101777596","display_name":"Cong Xu","orcid":"https://orcid.org/0000-0003-3005-2605"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cong Xu","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]},{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University","Department of Electrical and Computer Engineering, University of California at Santa Barbara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Santa Barbara","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9576519727706909},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7298099994659424},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6271528005599976},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5691981911659241},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5139490962028503},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5030023455619812},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.49864935874938965},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4660666286945343},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4446297883987427},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.42723149061203003},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34031474590301514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22618934512138367},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21252349019050598},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17494192719459534},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1349056363105774},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0943027138710022},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08808732032775879}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9576519727706909},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7298099994659424},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6271528005599976},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5691981911659241},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5139490962028503},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5030023455619812},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.49864935874938965},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4660666286945343},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4446297883987427},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.42723149061203003},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34031474590301514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22618934512138367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21252349019050598},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17494192719459534},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1349056363105774},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0943027138710022},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08808732032775879},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2015.7058990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133504","is_oa":false,"landing_page_url":"http://www.scopus.com/record/display.url?eid=2-s2.0-84926506226&origin=inward","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1965288361","https://openalex.org/W1967863443","https://openalex.org/W2004823737","https://openalex.org/W2018068167","https://openalex.org/W2021853834","https://openalex.org/W2040094671","https://openalex.org/W2067242107","https://openalex.org/W2087748124","https://openalex.org/W2124673785","https://openalex.org/W2125514677","https://openalex.org/W2135782223","https://openalex.org/W2146245483","https://openalex.org/W2160814308","https://openalex.org/W2165310699","https://openalex.org/W2168972302","https://openalex.org/W3143418657"],"related_works":["https://openalex.org/W2065076119","https://openalex.org/W2162174949","https://openalex.org/W1968537616","https://openalex.org/W2019862949","https://openalex.org/W2802305152","https://openalex.org/W4256098899","https://openalex.org/W4385501094","https://openalex.org/W2270025014","https://openalex.org/W2160814308","https://openalex.org/W1490825209"],"abstract_inverted_index":{"Resistive":[0],"RAM":[1],"(ReRAM)":[2],"cross-point":[3,113,161],"memory":[4,15,69,162],"technology":[5],"is":[6,99,118],"one":[7],"of":[8,48,109,125],"the":[9,46,68,87,102],"most":[10],"promising":[11],"candidates":[12],"for":[13,101],"future":[14],"designs":[16],"as":[17,105],"it":[18,30],"offers":[19],"small":[20],"cell":[21,74],"area,":[22],"fast":[23],"write":[24,60,149],"latency,":[25],"and":[26,58,63,127,137,144,150],"excellent":[27],"scalability.":[28],"However,":[29],"also":[31],"suffers":[32,75],"from":[33,76],"more":[34],"severe":[35],"reliability":[36,126],"issues":[37,129],"than":[38],"other":[39],"Non-volatile":[40],"Memory":[41],"(NVM)":[42],"technologies.":[43],"Due":[44],"to":[45,120,155],"lack":[47],"access":[49],"device,":[50],"ReRAM":[51,73,112,160],"cells":[52],"cannot":[53],"be":[54],"turned":[55],"off":[56],"completely":[57],"thus":[59],"disturbance":[61],"problem":[62],"hard":[64,138],"errors":[65],"can":[66],"affect":[67],"array":[70],"reliability.":[71],"Moreover,":[72],"temporal":[77,97],"variation":[78,98],"caused":[79,95],"by":[80,96],"its":[81],"stochastic":[82],"nature,":[83],"which":[84],"results":[85],"in":[86,111],"resistance":[88],"change.":[89],"In":[90],"this":[91],"paper,":[92],"pseudo-hard":[93],"error":[94,110],"defined":[100],"first":[103],"time":[104],"a":[106],"unique":[107],"type":[108],"structure.":[114],"A":[115],"comprehensive":[116],"model":[117],"proposed":[119,154],"numerically":[121],"evaluate":[122],"all":[123],"kinds":[124],"variability":[128],"including":[130,147],"voltage":[131],"drop,":[132],"read/write":[133],"disturbance,":[134],"spatial/temporal":[135],"variations,":[136],"errors.":[139],"Detailed":[140],"analysis":[141],"are":[142,153],"presented,":[143],"mitigation":[145],"solutions":[146],"dual-port":[148],"test-and-flip":[151],"strategy":[152],"shed":[156],"light":[157],"on":[158],"reliable":[159],"design.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}