{"id":"https://openalex.org/W2044350388","doi":"https://doi.org/10.1109/aspdac.2015.7058986","title":"Microarchitectural-level statistical timing models for near-threshold circuit design","display_name":"Microarchitectural-level statistical timing models for near-threshold circuit design","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2044350388","doi":"https://doi.org/10.1109/aspdac.2015.7058986","mag":"2044350388"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7058986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107461620","display_name":"Jun Shiomi","orcid":"https://orcid.org/0000-0003-2733-9349"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jun Shiomi","raw_affiliation_strings":["Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","Department of Communications and Computer Engineering, Kyoto University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022726556","display_name":"Tohru Ishihara","orcid":"https://orcid.org/0000-0002-1650-9958"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tohru Ishihara","raw_affiliation_strings":["Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","Department of Communications and Computer Engineering, Kyoto University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026865951","display_name":"Hidetoshi Onodera","orcid":"https://orcid.org/0000-0001-5198-0668"},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidetoshi Onodera","raw_affiliation_strings":["Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","Department of Communications and Computer Engineering, Kyoto University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Department of Communications and Computer Engineering, Kyoto University, Japan","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":0.8235,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.66965342,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6820209622383118},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6120572090148926},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5375297665596008},{"id":"https://openalex.org/keywords/log-normal-distribution","display_name":"Log-normal distribution","score":0.4937191903591156},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.45433998107910156},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4522658884525299},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4332261383533478},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42781150341033936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38225021958351135},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3722636103630066},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3363629877567291},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32807499170303345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2686387300491333},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1510104537010193},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.127174973487854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12131816148757935},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09351137280464172},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08413028717041016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6820209622383118},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6120572090148926},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5375297665596008},{"id":"https://openalex.org/C151620405","wikidata":"https://www.wikidata.org/wiki/Q826116","display_name":"Log-normal distribution","level":2,"score":0.4937191903591156},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.45433998107910156},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4522658884525299},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4332261383533478},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42781150341033936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38225021958351135},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3722636103630066},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3363629877567291},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32807499170303345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2686387300491333},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1510104537010193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.127174973487854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12131816148757935},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09351137280464172},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08413028717041016},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2015.7058986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1699495354","https://openalex.org/W1985384298","https://openalex.org/W1994620586","https://openalex.org/W2009873484","https://openalex.org/W2020875745","https://openalex.org/W2030257954","https://openalex.org/W2033443176","https://openalex.org/W2075245708","https://openalex.org/W2111372718","https://openalex.org/W2132844001","https://openalex.org/W2134067926","https://openalex.org/W2142213725","https://openalex.org/W3150180620","https://openalex.org/W4239145761","https://openalex.org/W4245810945","https://openalex.org/W6669570333","https://openalex.org/W6679542785"],"related_works":["https://openalex.org/W2493033802","https://openalex.org/W2011669161","https://openalex.org/W3098004296","https://openalex.org/W3149585742","https://openalex.org/W3125645241","https://openalex.org/W2154002584","https://openalex.org/W2083114504","https://openalex.org/W2100762998","https://openalex.org/W2023402429","https://openalex.org/W2071775671"],"abstract_inverted_index":{"Near-threshold":[0],"computing":[1,30],"has":[2],"emerged":[3],"as":[4,38],"a":[5,39,74],"promising":[6],"solution":[7],"for":[8,26,54,90],"drastically":[9],"improving":[10],"the":[11,27,32,66,83,87,91],"energy":[12,58],"efficiency":[13],"of":[14],"microprocessors.":[15],"This":[16],"paper":[17],"proposes":[18],"architectural-level":[19],"statistical":[20],"static":[21],"timing":[22],"analysis":[23],"(SSTA)":[24],"models":[25],"near-threshold":[28,60,93],"voltage":[29],"where":[31],"path":[33],"delay":[34],"distribution":[35],"is":[36],"approximated":[37],"lognormal":[40],"distribution.":[41],"First,":[42],"we":[43,64],"prove":[44],"several":[45],"important":[46],"theorems":[47,88],"that":[48,82],"help":[49],"consider":[50],"architectural":[51],"design":[52],"strategies":[53],"high":[55],"performance":[56],"and":[57,80],"efficient":[59],"computing.":[61],"After":[62],"that,":[63],"show":[65],"numerical":[67],"experiments":[68],"with":[69],"Monte":[70],"Carlo":[71],"simulations":[72],"using":[73],"commercial":[75],"28-nm":[76],"process":[77],"technology":[78],"model":[79],"demonstrate":[81],"properties":[84],"presented":[85],"in":[86],"hold":[89],"practical":[92],"logic":[94],"circuits.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}