{"id":"https://openalex.org/W1963882043","doi":"https://doi.org/10.1109/aspdac.2015.7058985","title":"Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI","display_name":"Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1963882043","doi":"https://doi.org/10.1109/aspdac.2015.7058985","mag":"1963882043"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2015.7058985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Dept. of Electrical, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Dept. of Electrical, University of Bologna, Italy","Dept. of Inf. Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich (ETH), Switzerland"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Dept. of Inf. Technology and Electrical Engineering, Swiss Federal Institute of Technology Zurich (ETH), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Laboratory (TCL), Swiss Federal Institute of Technology Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026444183"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.9593,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.91578519,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7480151653289795},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7389280200004578},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6056259274482727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5973608493804932},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5650531053543091},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5354642271995544},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5107712745666504},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4598366618156433},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44986793398857117},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43170422315597534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.408389687538147},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30867624282836914},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22557169198989868},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.214555561542511},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.196760356426239}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7480151653289795},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7389280200004578},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6056259274482727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5973608493804932},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5650531053543091},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5354642271995544},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5107712745666504},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4598366618156433},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44986793398857117},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43170422315597534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.408389687538147},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30867624282836914},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22557169198989868},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.214555561542511},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.196760356426239},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2015.7058985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2015.7058985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 20th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/545185","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/545185","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1970824390","https://openalex.org/W1998597557","https://openalex.org/W2017195664","https://openalex.org/W2057899754","https://openalex.org/W2095913060","https://openalex.org/W2118016286","https://openalex.org/W2124433229","https://openalex.org/W2144289559","https://openalex.org/W2158609250","https://openalex.org/W2158622216","https://openalex.org/W6654702436"],"related_works":["https://openalex.org/W2042526628","https://openalex.org/W2031753133","https://openalex.org/W2051041430","https://openalex.org/W2151657833","https://openalex.org/W1554205582","https://openalex.org/W2080129643","https://openalex.org/W3111996845","https://openalex.org/W2126379574","https://openalex.org/W1545572360","https://openalex.org/W2093491063"],"abstract_inverted_index":{"Standard":[0],"cell":[1],"memories":[2],"(SCMs)":[3],"are":[4,35],"becoming":[5],"a":[6,79,94,125,145,150,157],"popular":[7],"alternative":[8],"to":[9,13,93,100,109,120,179],"SRAM":[10,184],"IPs":[11],"due":[12],"their":[14],"design":[15,43,82],"flexibility,":[16],"ease":[17],"of":[18,29,39,66,89,196],"implementation,":[19],"and":[20,48,50,63,104,130,156],"robust":[21,188],"operation":[22],"at":[23],"low":[24],"supply":[25],"voltages.":[26],"Exclusively":[27],"composed":[28],"standard":[30,41,139],"cells,":[31],"these":[32,165,197],"memory":[33],"arrays":[34],"implemented":[36,118],"as":[37,107,142,144,168,170,177],"part":[38],"the":[40,46,61,86,121,137,192],"digital":[42],"flow.":[44],"However,":[45],"synthesis":[47],"place":[49],"route":[51],"(P&R)":[52],"algorithms":[53],"employed":[54],"by":[55],"this":[56,75],"flow":[57],"do":[58],"not":[59],"exploit":[60],"distinct":[62],"regular":[64],"structure":[65],"an":[67,171],"SCM":[68,90,114],"array,":[69],"leaving":[70],"room":[71],"for":[72,84],"optimization.":[73],"In":[74,163],"paper,":[76],"we":[77],"present":[78],"controlled":[80],"placement":[81,102],"methodology":[83,123],"optimizing":[85],"physical":[87],"implementation":[88],"macros,":[91],"leading":[92],"structured,":[95],"non-congested":[96],"layout":[97],"with":[98,132,136],"close":[99],"100%":[101],"utilization":[103],"reduced":[105],"wirelength":[106],"compared":[108,131,178],"unstructured":[110],"layouts.":[111],"Three":[112],"sample":[113],"macro":[115],"sizes":[116],"were":[117],"according":[119],"proposed":[122],"in":[124,148,153,160,174],"state-of-the-art":[126],"28nm":[127],"FD-SOI":[128],"technology,":[129],"equivalent":[133],"macros":[134,166],"designed":[135],"non-controlled,":[138],"flow,":[140],"achieving":[141],"much":[143,169],"22%":[146],"reduction":[147,152,159,173],"area,":[149],"57%":[151],"switching":[154,175],"power,":[155,176],"42%":[158],"leakage":[161],"power.":[162],"addition,":[164],"provide":[167],"88%":[172],"equivalently":[180],"sized,":[181],"foundry":[182],"provided":[183],"IPs,":[185],"while":[186],"enabling":[187],"functionality":[189],"well":[190],"below":[191],"minimum":[193],"operating":[194],"voltage":[195],"IPs.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}