{"id":"https://openalex.org/W2041893191","doi":"https://doi.org/10.1109/aspdac.2014.6742960","title":"Array scalarization in high level synthesis","display_name":"Array scalarization in high level synthesis","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2041893191","doi":"https://doi.org/10.1109/aspdac.2014.6742960","mag":"2041893191"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Preeti Ranjan Panda","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India","Indian Institute of Technology Delhi, New Delhi, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India#TAB#","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103472051","display_name":"Namita Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Namita Sharma","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, India","Indian Institute of Technology Delhi, New Delhi, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, India#TAB#","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055944292","display_name":"Arun Kumar Pilania","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arun Kumar Pilania","raw_affiliation_strings":["Intel Technology India Pvt. Ltd., Bangalore, India","Intel Technology India Pvt. Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059297543","display_name":"Krishnaiah Gummidipudi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gummidipudi Krishnaiah","raw_affiliation_strings":["Intel Technology India Pvt. Ltd., Bangalore, India","Intel Technology India Pvt. Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036799188","display_name":"Sreenivas Subramoney","orcid":"https://orcid.org/0000-0001-5372-0173"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sreenivas Subramoney","raw_affiliation_strings":["Intel Technology India Pvt. Ltd., Bangalore, India","Intel Technology India Pvt. Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038226209","display_name":"Ashok Jagannathan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ashok Jagannathan","raw_affiliation_strings":["Intel Technology India Pvt. Ltd., Bangalore, India","Intel Technology India Pvt. Ltd, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Technology India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Technology India Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3151,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59901117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"11","issue":null,"first_page":"622","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7209077477455139},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.7174398899078369},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6936661005020142},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6915573477745056},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.660122275352478},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.593558669090271},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.55501788854599},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34161725640296936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2721365690231323},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.12633249163627625},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07389301061630249}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7209077477455139},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.7174398899078369},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6936661005020142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6915573477745056},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.660122275352478},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.593558669090271},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.55501788854599},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34161725640296936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2721365690231323},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.12633249163627625},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07389301061630249},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2014.6742960","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1500117749","https://openalex.org/W1594864117","https://openalex.org/W1994115836","https://openalex.org/W1997449553","https://openalex.org/W2007856151","https://openalex.org/W2022738723","https://openalex.org/W2028342110","https://openalex.org/W2063397164","https://openalex.org/W2082085231","https://openalex.org/W2087185840","https://openalex.org/W2089530136","https://openalex.org/W2101300176","https://openalex.org/W2112033081","https://openalex.org/W2115488561","https://openalex.org/W2118245937","https://openalex.org/W2124976000","https://openalex.org/W2138007781","https://openalex.org/W2141789337","https://openalex.org/W2143230897","https://openalex.org/W2146757388","https://openalex.org/W2158327022","https://openalex.org/W2296760900","https://openalex.org/W2464177207","https://openalex.org/W3151034118","https://openalex.org/W4241753983","https://openalex.org/W4244282374","https://openalex.org/W4244294723","https://openalex.org/W4255542029","https://openalex.org/W6652435859","https://openalex.org/W6672905897","https://openalex.org/W6676913074","https://openalex.org/W6677599000","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W2921149022","https://openalex.org/W2612099726","https://openalex.org/W1044727952","https://openalex.org/W3003393365","https://openalex.org/W2160632767","https://openalex.org/W1924077319","https://openalex.org/W2156848920","https://openalex.org/W2267745769","https://openalex.org/W2619340758","https://openalex.org/W2398354748"],"abstract_inverted_index":{"Parallelism":[0],"across":[1],"loop":[2],"iterations":[3],"present":[4],"in":[5],"behavioral":[6,24],"specifications":[7],"can":[8],"typically":[9],"be":[10],"exposed":[11],"and":[12],"optimized":[13],"using":[14,87],"well":[15,80],"known":[16],"techniques":[17],"such":[18],"as":[19,79,81],"Loop":[20],"Unrolling.":[21],"However,":[22],"since":[23],"arrays":[25,64],"are":[26],"usually":[27],"mapped":[28],"to":[29,38,115],"memories":[30],"(SRAM)":[31],"during":[32],"synthesis,":[33],"performance":[34,68],"bottlenecks":[35],"arise":[36],"due":[37,114],"memory":[39],"port":[40],"constraints.":[41],"We":[42,57],"study":[43],"array":[44,50,92],"scalarization,":[45],"the":[46,67,76,82],"transformation":[47],"of":[48,54,69,95,107],"an":[49],"into":[51,74],"a":[52,59],"group":[53],"scalar":[55],"variables.":[56],"propose":[58],"technique":[60],"for":[61,65,90,111],"selectively":[62],"scalarizing":[63],"improving":[66],"synthesized":[70],"designs":[71,113],"by":[72,86],"taking":[73],"consideration":[75],"latency":[77],"benefits":[78],"area":[83],"overhead":[84],"caused":[85],"discrete":[88],"registers":[89],"storing":[91],"elements":[93],"instead":[94],"denser":[96],"SRAM.":[97],"Our":[98],"experiments":[99],"on":[100],"several":[101,112],"benchmark":[102],"examples":[103],"indicate":[104],"promising":[105],"speedups":[106],"more":[108],"than":[109],"10x":[110],"scalarization.":[116]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}