{"id":"https://openalex.org/W2099364119","doi":"https://doi.org/10.1109/aspdac.2014.6742944","title":"Routability-driven bump assignment for chip-package co-design","display_name":"Routability-driven bump assignment for chip-package co-design","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2099364119","doi":"https://doi.org/10.1109/aspdac.2014.6742944","mag":"2099364119"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103066680","display_name":"Mengling Chen","orcid":"https://orcid.org/0000-0002-1004-7270"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Ling Chen","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077779492","display_name":"Tu-Hsiung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tu-Hsiung Tsai","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and SoC Center, National Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Inst. of Electron. & SoC Center, Nat. Chiao Tung U., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055000437","display_name":"Shihao Chen","orcid":"https://orcid.org/0000-0001-7646-8003"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Hao Chen","raw_affiliation_strings":["Hsinchu Science Park, Global Unichip Corp., Taiwan",", Global Unichip Corporation, Hsinchu, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Hsinchu Science Park, Global Unichip Corp., Taiwan","institution_ids":["https://openalex.org/I4210086231"]},{"raw_affiliation_string":", Global Unichip Corporation, Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I4210086231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103066680"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1317414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":null,"first_page":"519","last_page":"524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6896108388900757},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6784854531288147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5892884731292725},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5752732157707214},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4790193438529968},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4636951684951782},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4477260410785675},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.445298433303833},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4206567704677582},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37295496463775635}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6896108388900757},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6784854531288147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5892884731292725},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5752732157707214},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4790193438529968},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4636951684951782},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4477260410785675},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.445298433303833},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4206567704677582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37295496463775635},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2014.6742944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1966692412","https://openalex.org/W1969208860","https://openalex.org/W1972378464","https://openalex.org/W2003676682","https://openalex.org/W2035517962","https://openalex.org/W2070872350","https://openalex.org/W2099835233","https://openalex.org/W2101286505","https://openalex.org/W2108882762","https://openalex.org/W2113046208","https://openalex.org/W2141835763","https://openalex.org/W2160464803","https://openalex.org/W2533479133","https://openalex.org/W3150884245","https://openalex.org/W4235437924","https://openalex.org/W4237760093","https://openalex.org/W6641880793","https://openalex.org/W6651147477","https://openalex.org/W6683503543","https://openalex.org/W6728368420"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145","https://openalex.org/W3205162826"],"abstract_inverted_index":{"In":[0],"current":[1],"chip":[2],"and":[3,16,25,36,68,95],"package":[4],"designs,":[5],"it":[6],"is":[7],"a":[8,32,46,57,99],"bottleneck":[9],"to":[10,54],"simultaneously":[11],"optimize":[12],"both":[13,64],"pin":[14,17],"assignment":[15,59],"routing":[18,67,70,87,94,97],"for":[19],"different":[20],"design":[21],"domains":[22],"(chip,":[23],"package,":[24],"board).":[26],"Usually":[27],"the":[28,80,103],"whole":[29],"process":[30],"costs":[31],"huge":[33],"manual":[34],"effort":[35],"multiple":[37],"iterations":[38],"thus":[39],"reducing":[40],"profit":[41],"margin.":[42],"Therefore,":[43],"we":[44],"propose":[45],"fast":[47],"heuristic":[48],"chip-package":[49],"co-design":[50,105],"algorithm":[51],"in":[52,65,72,98],"order":[53],"automatically":[55,89],"obtain":[56],"bump":[58,91],"which":[60],"introduces":[61],"high":[62],"routability":[63],"RDL":[66,93],"substrate":[69,96],"(100%":[71],"our":[73],"real":[74],"case).":[75],"Experimental":[76],"results":[77],"show":[78],"that":[79],"proposed":[81],"method":[82],"(inspired":[83],"by":[84],"board":[85],"escape":[86],"algorithms)":[88],"finishes":[90],"assignment,":[92],"short":[100],"time,":[101],"while":[102],"traditional":[104],"flow":[106],"requires":[107],"weeks":[108],"even":[109],"months.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}