{"id":"https://openalex.org/W2029462965","doi":"https://doi.org/10.1109/aspdac.2014.6742941","title":"A novel wirelength-driven packing algorithm for FPGAs with adaptive logic modules","display_name":"A novel wirelength-driven packing algorithm for FPGAs with adaptive logic modules","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2029462965","doi":"https://doi.org/10.1109/aspdac.2014.6742941","mag":"2029462965"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112718436","display_name":"Shengkai Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Sheng-Kai Wu","raw_affiliation_strings":["Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","Department of CS, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of CS, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063630343","display_name":"Po\u2010Yi Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yi Hsu","raw_affiliation_strings":["Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","Department of CS, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of CS, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023903936","display_name":"Wai-Kei Mak","orcid":"https://orcid.org/0000-0001-5593-4319"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wai-Kei Mak","raw_affiliation_strings":["Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","Department of CS, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, National Tsing Hua University, HsinChu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Department of CS, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112718436"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5849177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"501","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8796669840812683},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7910475134849548},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7616219520568848},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6353026628494263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5743460059165955},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5321119427680969},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5146094560623169},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5041977167129517},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4412328004837036},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4397926926612854},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.42552852630615234},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.40208256244659424},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37910494208335876},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22400888800621033},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21870946884155273},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1666903793811798}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8796669840812683},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7910475134849548},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7616219520568848},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6353026628494263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5743460059165955},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5321119427680969},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5146094560623169},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5041977167129517},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4412328004837036},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4397926926612854},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.42552852630615234},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.40208256244659424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37910494208335876},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22400888800621033},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21870946884155273},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1666903793811798},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2014.6742941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1575153928","https://openalex.org/W2055251702","https://openalex.org/W2095431940","https://openalex.org/W2111756578","https://openalex.org/W2131920591","https://openalex.org/W2137972166","https://openalex.org/W2139637699","https://openalex.org/W2151614223","https://openalex.org/W2155033206","https://openalex.org/W2155316178","https://openalex.org/W6628664065","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W1603048359","https://openalex.org/W3149311759","https://openalex.org/W3129822007","https://openalex.org/W1987487129","https://openalex.org/W2169510384","https://openalex.org/W2077246255"],"abstract_inverted_index":{"Adaptive":[0],"logic":[1,50],"module":[2],"(ALM)":[3],"in":[4,116],"modern":[5],"field":[6],"programmable":[7],"gate":[8],"array":[9],"can":[10],"serve":[11],"as":[12],"one":[13],"6-input":[14],"lookup":[15,21],"table":[16],"(LUT)":[17],"or":[18],"two":[19],"smaller":[20],"tables":[22],"under":[23],"certain":[24],"constraints.":[25],"In":[26],"a":[27,31,68,79],"typical":[28],"design":[29],"flow,":[30],"netlist":[32],"of":[33,74,118],"LUTs":[34,59,86],"formed":[35],"after":[36],"technology":[37],"mapping":[38],"has":[39,67],"to":[40,83,91,133,150],"be":[41],"merged":[42,61],"into":[43,48],"ALMs":[44,64,90],"and":[45,55,62,87,123,140,146],"then":[46],"packed":[47,66],"coarse-grained":[49],"blocks":[51],"(CLBs)":[52],"before":[53],"placement":[54],"routing.":[56],"How":[57],"the":[58,63,72,75,85,89,99,136],"are":[60,65,142],"significant":[69],"impact":[70],"on":[71],"quality":[73],"placement.":[76],"We":[77],"propose":[78],"novel":[80],"wirelength-driven":[81],"algorithm":[82,111,132],"merge":[84],"pack":[88],"ensure":[92],"that":[93,105],"it":[94],"will":[95],"not":[96],"adversely":[97],"affect":[98],"final":[100],"wire-length.":[101],"Experimental":[102],"results":[103],"show":[104],"substituting":[106],"AAPack":[107],"[8]":[108],"by":[109,144],"our":[110,131],"yields":[112],"about":[113],"14.54%":[114],"reduction":[115],"number":[117],"tracks":[119],"required":[120],"for":[121,127],"routing":[122],"17.97%":[124],"wirelength":[125,141],"improvement":[126],"ALM-based":[128],"FPGA.":[129],"Applying":[130],"traditional":[134],"FPGA,":[135],"minimum":[137],"channel":[138],"width":[139],"reduced":[143],"16.59%":[145],"17.57%,":[147],"respectively,":[148],"compared":[149],"T-VPack.":[151]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}