{"id":"https://openalex.org/W1974086780","doi":"https://doi.org/10.1109/aspdac.2014.6742924","title":"Co-simulation framework for streamlining microprocessor development on standard ASIC design flow","display_name":"Co-simulation framework for streamlining microprocessor development on standard ASIC design flow","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1974086780","doi":"https://doi.org/10.1109/aspdac.2014.6742924","mag":"1974086780"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081662327","display_name":"Tomoyuki Nakabayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomoyuki Nakabayashi","raw_affiliation_strings":["Graduate School of Engineering, Mie University, Tsu, Mie, Japan","Grad. Sch. of Eng., Mie Univ., Tsu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University, Tsu, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]},{"raw_affiliation_string":"Grad. Sch. of Eng., Mie Univ., Tsu, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056468405","display_name":"Tomoyuki Sugiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoyuki Sugiyama","raw_affiliation_strings":["Graduate School of Engineering, Mie University, Tsu, Mie, Japan","Grad. Sch. of Eng., Mie Univ., Tsu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University, Tsu, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]},{"raw_affiliation_string":"Grad. Sch. of Eng., Mie Univ., Tsu, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104110650","display_name":"Takahiro Sasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Sasaki","raw_affiliation_strings":["Graduate School of Engineering, Mie University, Tsu, Mie, Japan","Grad. Sch. of Eng., Mie Univ., Tsu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University, Tsu, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]},{"raw_affiliation_string":"Grad. Sch. of Eng., Mie Univ., Tsu, Japan","institution_ids":["https://openalex.org/I178574317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, North Carolina, USA","Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, North Carolina, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, North Carolina State Univ., Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102345053","display_name":"Toshio Kondo","orcid":null},"institutions":[{"id":"https://openalex.org/I178574317","display_name":"Mie University","ror":"https://ror.org/01529vy56","country_code":"JP","type":"education","lineage":["https://openalex.org/I178574317"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshio Kondo","raw_affiliation_strings":["Graduate School of Engineering, Mie University, Tsu, Mie, Japan","Grad. Sch. of Eng., Mie Univ., Tsu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Mie University, Tsu, Mie, Japan","institution_ids":["https://openalex.org/I178574317"]},{"raw_affiliation_string":"Grad. Sch. of Eng., Mie Univ., Tsu, Japan","institution_ids":["https://openalex.org/I178574317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5081662327"],"corresponding_institution_ids":["https://openalex.org/I178574317"],"apc_list":null,"apc_paid":null,"fwci":0.315,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57071008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"113","issue":"454","first_page":"400","last_page":"405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7763634324073792},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.659523606300354},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6162042021751404},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6136949062347412},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6003128290176392},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5858147144317627},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5685809850692749},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5482365489006042},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5324645638465881},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45902639627456665},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4537102282047272},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30138152837753296},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.264592707157135},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.12900036573410034}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7763634324073792},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.659523606300354},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6162042021751404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6136949062347412},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6003128290176392},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5858147144317627},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5685809850692749},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5482365489006042},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5324645638465881},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45902639627456665},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4537102282047272},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30138152837753296},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.264592707157135},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.12900036573410034},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2014.6742924","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742924","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"mag:2942365167","is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/201403046BM2/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5899999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1970900297","https://openalex.org/W2044206819","https://openalex.org/W2103670614","https://openalex.org/W2153456949","https://openalex.org/W4205236169"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W3200538824","https://openalex.org/W2132107645","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049","https://openalex.org/W1942958796","https://openalex.org/W2144630005"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,99],"present":[4],"a":[5,74,79,82,95,101,108],"practical":[6],"processor":[7,46,56],"co-simulation":[8],"framework":[9,29,60],"for":[10],"not":[11,88],"only":[12],"RTL":[13,66],"simulation":[14],"but":[15],"also":[16,72],"gate/transistor":[17],"level":[18],"simulation,":[19],"and":[20,43],"even":[21],"chip":[22,69],"evaluation":[23],"with":[24,48],"an":[25,31],"LSI":[26],"tester.":[27],"Our":[28],"includes":[30],"off-chip":[32],"system":[33,39],"call":[34],"emulation":[35],"mechanism,":[36],"which":[37],"handles":[38],"calls":[40],"to":[41,68],"evaluate":[42],"verify":[44],"the":[45,55,91],"design":[47,67],"general":[49],"benchmark":[50],"programs":[51],"without":[52],"pseudo-circuits":[53],"in":[54],"design.":[57],"Therefore,":[58],"our":[59],"can":[61],"be":[62],"consistently":[63],"used":[64],"from":[65,81,107],"fabrication.":[70],"We":[71],"propose":[73,100],"checkpoint":[75],"mechanism":[76,86,104],"that":[77],"resumes":[78],"program":[80],"pre-created":[83],"checkpoint.":[84,109],"This":[85],"is":[87],"affected":[89],"by":[90],"non-deterministic":[92],"problem":[93],"on":[94],"multi-core":[96],"processor.":[97],"Moreover,":[98],"cache":[102],"warming":[103],"when":[105],"resuming":[106]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}