{"id":"https://openalex.org/W1967183890","doi":"https://doi.org/10.1109/aspdac.2014.6742912","title":"A vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies","display_name":"A vertically integrated and interoperable multi-vendor synthesis flow for predictable noc design in nanoscale technologies","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1967183890","doi":"https://doi.org/10.1109/aspdac.2014.6742912","mag":"1967183890"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037565685","display_name":"Alberto Ghiribaldi","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alberto Ghiribaldi","raw_affiliation_strings":["University of Ferrara, Italy","University of Ferrara,Ferrara,Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"University of Ferrara,Ferrara,Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051767719","display_name":"Herv\u00e9 Tatenguem","orcid":"https://orcid.org/0000-0003-0600-2958"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Herve Tatenguem Fankem","raw_affiliation_strings":["University of Ferrara, Italy","University of Ferrara,Ferrara,Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"University of Ferrara,Ferrara,Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091526399","display_name":"Federico Angiolini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210152191","display_name":"Istituto Cantonale di Patologia","ror":"https://ror.org/05gkz0v31","country_code":"CH","type":"facility","lineage":["https://openalex.org/I4210107434","https://openalex.org/I4210152191"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Federico Angiolini","raw_affiliation_strings":["iNoCs S\u00e1RL, Switzerland","iNoCs SaRL, Switzerland"],"affiliations":[{"raw_affiliation_string":"iNoCs S\u00e1RL, Switzerland","institution_ids":["https://openalex.org/I4210152191"]},{"raw_affiliation_string":"iNoCs SaRL, Switzerland","institution_ids":["https://openalex.org/I4210152191"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008216353","display_name":"Mikkel Bystrup Stensgaard","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mikkel Stensgaard","raw_affiliation_strings":["Teklatech A/S, Denmark"],"affiliations":[{"raw_affiliation_string":"Teklatech A/S, Denmark","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066739996","display_name":"T. Bjerregaard","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tobias Bjerregaard","raw_affiliation_strings":["Teklatech A/S, Denmark"],"affiliations":[{"raw_affiliation_string":"Teklatech A/S, Denmark","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["University of Ferrara, Italy","University of Ferrara,Ferrara,Italy"],"affiliations":[{"raw_affiliation_string":"University of Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"University of Ferrara,Ferrara,Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037565685"],"corresponding_institution_ids":["https://openalex.org/I201324441"],"apc_list":null,"apc_paid":null,"fwci":0.3448,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62428697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"337","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7888959050178528},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7657252550125122},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.740368127822876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048329710960388},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.555045485496521},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.516130805015564},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4982330799102783},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4937487542629242},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.46560031175613403},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4392150044441223},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4302443861961365},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.417055606842041},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41323989629745483},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4104107916355133},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.150610089302063}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7888959050178528},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7657252550125122},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.740368127822876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048329710960388},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.555045485496521},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.516130805015564},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4982330799102783},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4937487542629242},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.46560031175613403},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4392150044441223},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4302443861961365},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.417055606842041},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41323989629745483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4104107916355133},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.150610089302063},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aspdac.2014.6742912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742912","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/2334907","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/2334907","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1978926890","https://openalex.org/W2000977593","https://openalex.org/W2035854748","https://openalex.org/W2038155649","https://openalex.org/W2078961145","https://openalex.org/W2113615756","https://openalex.org/W2120310038","https://openalex.org/W2127430446","https://openalex.org/W2132249049","https://openalex.org/W4244606841","https://openalex.org/W6660001332"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2951650892","https://openalex.org/W2331259470","https://openalex.org/W1596716095","https://openalex.org/W2009503188"],"abstract_inverted_index":{"We":[0],"deliver":[1],"a":[2,67],"design":[3,24],"flow":[4,14,63,82],"for":[5],"the":[6,62],"synthesis":[7],"and":[8,33],"convergence":[9],"of":[10,66,87],"application-specific":[11],"networks-on-chip.":[12],"The":[13],"comes":[15],"with":[16],"novel":[17],"features":[18,45],"that":[19,56,76],"can":[20,57],"better":[21],"address":[22],"nanoscale":[23],"challenges:":[25],"front-end":[26],"driven":[27],"floorplanning,":[28],"dynamic":[29],"IR-drop":[30],"minimization,":[31],"fast":[32],"accurate":[34],"system-level":[35],"power":[36],"grid":[37],"modeling,":[38],"predictable":[39],"link":[40],"design.":[41],"Above":[42],"all,":[43],"such":[44],"are":[46],"addressed":[47],"by":[48,64,85],"different":[49,54],"prototype":[50],"engines,":[51],"even":[52],"from":[53],"vendors,":[55],"be":[58],"smoothly":[59],"integrated":[60],"into":[61],"means":[65,86],"common":[68],"specification":[69],"format":[70],"called":[71],"Communication":[72],"Exchange":[73],"Format":[74],"(CEF),":[75],"enables":[77],"unprecedented":[78],"tool":[79],"interactions.":[80],"This":[81],"is":[83],"validated":[84],"an":[88],"extensive":[89],"demonstration":[90],"framework.":[91]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}