{"id":"https://openalex.org/W1998949326","doi":"https://doi.org/10.1109/aspdac.2014.6742884","title":"Semi-analytical current source modeling of FinFET devices operating in near/sub-threshold regime with independent gate control and considering process variation","display_name":"Semi-analytical current source modeling of FinFET devices operating in near/sub-threshold regime with independent gate control and considering process variation","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W1998949326","doi":"https://doi.org/10.1109/aspdac.2014.6742884","mag":"1998949326"},"language":"en","primary_location":{"id":"doi:10.1109/aspdac.2014.6742884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069335234","display_name":"Tiansong Cui","orcid":"https://orcid.org/0000-0002-4195-8181"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tiansong Cui","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651386","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-8324-7425"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101695982","display_name":"Xue Lin","orcid":"https://orcid.org/0000-0003-4971-1375"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xue Lin","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles California, United States","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069335234"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.628,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.72340313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6240798830986023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.606028139591217},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.567950427532196},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5645282864570618},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5377481579780579},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.493731826543808},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.47532063722610474},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47229793667793274},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4714718163013458},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.42373859882354736},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4203363060951233},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3584495782852173},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3078209161758423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30306142568588257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20258167386054993}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6240798830986023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.606028139591217},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.567950427532196},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5645282864570618},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5377481579780579},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.493731826543808},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.47532063722610474},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47229793667793274},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4714718163013458},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.42373859882354736},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4203363060951233},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3584495782852173},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3078209161758423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30306142568588257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20258167386054993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aspdac.2014.6742884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aspdac.2014.6742884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1491082069","https://openalex.org/W1547254974","https://openalex.org/W1942376762","https://openalex.org/W1966741973","https://openalex.org/W1998525920","https://openalex.org/W2010635096","https://openalex.org/W2049498569","https://openalex.org/W2053774923","https://openalex.org/W2069345435","https://openalex.org/W2105874609","https://openalex.org/W2106542123","https://openalex.org/W2108880814","https://openalex.org/W2111372718","https://openalex.org/W2112918184","https://openalex.org/W2114252285","https://openalex.org/W2131862714","https://openalex.org/W2133268384","https://openalex.org/W2133970570","https://openalex.org/W2134909205","https://openalex.org/W2135405837","https://openalex.org/W2139164425","https://openalex.org/W2142796540","https://openalex.org/W2145146339","https://openalex.org/W2148217519","https://openalex.org/W2154680820","https://openalex.org/W2163262735","https://openalex.org/W3144097696","https://openalex.org/W4239145761","https://openalex.org/W4249018771","https://openalex.org/W6640547819","https://openalex.org/W6676021147","https://openalex.org/W6676633326","https://openalex.org/W6680209496"],"related_works":["https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2160859600","https://openalex.org/W2141625582","https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2968761826","https://openalex.org/W2116122398","https://openalex.org/W4245570519","https://openalex.org/W2113855460"],"abstract_inverted_index":{"Operating":[0],"circuits":[1],"in":[2,25,45,74,112,142],"the":[3,8,13,17,75,83,107,118,123,136,143,166],"near/sub-threshold":[4,22,76,144],"regime":[5,77],"can":[6,23],"lower":[7],"circuit":[9,18,87],"energy":[10],"consumption":[11],"at":[12],"expense":[14],"of":[15,71,85,109,117,165],"lowering":[16],"speed.":[19],"In":[20,147],"addition":[21],"result":[24],"higher":[26],"sensitivity":[27],"to":[28,41,51,81,105,138,157,171,181],"process-induced":[29],"variations":[30,159],"and":[31,67,155,176,187],"transient":[32],"noise.":[33],"FinFETs":[34,72],"have":[35,102],"been":[36,103],"proposed":[37,104,167],"as":[38],"an":[39],"alternative":[40],"planar":[42],"CMOS":[43,47],"devices":[44,150],"sub-20nm":[46],"technology":[48],"nodes":[49],"due":[50],"their":[52],"more":[53],"effective":[54],"channel":[55],"control,":[56],"steep":[57],"sub-threshold":[58],"slope,":[59],"high":[60,184],"ON/OFF":[61],"current":[62],"ratio,":[63],"low":[64,188],"power":[65],"consumption,":[66],"so":[68],"on.":[69],"Characteristics":[70],"operating":[73,141],"make":[78],"it":[79],"difficult":[80],"verify":[82],"timing":[84,92,110],"a":[86],"using":[88],"conventional":[89],"statistical":[90],"static":[91],"analysis":[93,111],"(SSTA)":[94],"techniques.":[95],"Current":[96],"source":[97],"modeling":[98,185],"(CSM)":[99],"methods,":[100],"which":[101],"increase":[106],"accuracy":[108,186],"dealing":[113],"with":[114,151],"arbitrary":[115],"shapes":[116],"input":[119],"signal":[120],"waveforms,":[121],"are":[122,160],"appropriate":[124],"solution":[125],"for":[126],"performing":[127],"SSTA":[128],"on":[129],"FinFET-based":[130],"circuits.":[131],"This":[132],"paper":[133],"thus":[134],"extends":[135],"CSM":[137,168,178],"such":[139],"circuits,":[140],"voltage":[145],"regime.":[146],"particular,":[148],"FinFET":[149],"independent":[152],"gate":[153],"control":[154],"subject":[156],"process":[158],"modelled.":[161],"The":[162],"key":[163],"idea":[164],"approach":[169],"is":[170],"combine":[172],"non-linear":[173],"analytical":[174],"models":[175],"low-dimensional":[177],"lookup":[179],"tables":[180],"simultaneously":[182],"achieve":[183],"time/space":[189],"complexity.":[190]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}